CS 110 Computer Architecture Lecture 8: Synchronous Digital Systems

Instructor: Sören Schwertfeger

http://shtech.org/courses/ca/

School of Information Science and Technology SIST

ShanghaiTech University

Slides based on UC Berkley's CS61C

Levels of Representation/Interpretation



temp = v[k]; v[k] = v[k+1]; v[k+1] = temp;

lw Iw	\$t0, 0(\$2)
SW	\$t1, 0(\$2)
SW	\$t0, 4(\$2)

Anything can be represented as a *number*, i.e., data or instructions

0000	1001	1100	0110	1010	1111	0101	1000
1010	1111	0101	1000	0000	1001	1100	0110
1100	0110	1010	1111	0101	1000	0000	1001
0101	1000	0000	1001	1100	0110	1010	1111



You are Here!

- Software
 Parallel Requests

 Assigned to computer
 e.g., Search "Katz"
- Parallel Threads Assigned to core e.g., Lookup, Ads
- Parallel Instructions

 >1 instruction @ one time
 e.g., 5 pipelined instructions
- Parallel Data

>1 data item @ one time e.g., Add of 4 pairs of words

- Hardware descriptions All gates @ one time
- Programming Languages



Hardware Design

- Next several weeks: how a modern processor is built, starting with basic elements as building blocks
- Why study hardware design?
 - Understand capabilities and limitations of HW in general and processors in particular
 - What processors can do fast and what they can't do fast (avoid slow things if you want your code to run fast!)
 - Background for more in-depth HW courses
 - Hard to know what you'll need for next 30 years
 - There is only so much you can do with standard processors: you may need to design own custom HW for extra performance
 - Even some commercial processors today have customizable hardware!

Synchronous Digital Systems

Hardware of a processor, such as the MIPS, is an example of a Synchronous Digital System

Synchronous:

- All operations coordinated by a central clock
 - "Heartbeat" of the system!

Digital:

- Represent all values by discrete values
- Two binary digits: 1 and 0
- Electrical signals are treated as 1's and 0's
 - 1 and 0 are complements of each other
- High /low voltage for true / false, 1 / 0

Switches: Basic Element of Physical Implementations

 Implementing a simple circuit (arrow shows action if wire changes to "1" or is *asserted*):



Switches (cont'd)

Compose switches into more complex ones (Boolean functions):



Historical Note

- Early computer designers built ad hoc circuits from switches
- Began to notice common patterns in their work: ANDs, ORs, ...
- Master's thesis (by Claude Shannon, 1940) made link between work and 19th Century Mathematician George Boole

Called it "Boolean" in his honor

• Could apply math to give theory to hardware design, minimization, ...



Transistors

- High voltage (V_{dd}) represents 1, or true
 - In modern microprocessors, Vdd ~ 1.0 Volt
- Low voltage (0 Volt or Ground) represents 0, or false
- Pick a midpoint voltage to decide if a 0 or a 1
 - Voltage greater than midpoint = 1
 - Voltage less than midpoint = 0
 - This removes noise as signals propagate a big advantage of digital systems over analog systems
- If one switch can control another switch, we can build a computer!
- Our switches: CMOS transistors

CMOS Transistor Networks

- Modern digital systems designed in CMOS
 - MOS: Metal-Oxide on Semiconductor
 - C for complementary: use *pairs* of normally-*on* and normally-*off* switches
- CMOS transistors act as voltage-controlled switches
 - Similar, though easier to work with, than electromechanical relay switches from earlier era
 - Use energy primarily when switching

CMOS Transistors

- Three terminals: source, gate, and drain
 - Switch action:

if voltage on gate terminal is (some amount) higher/lower than source terminal then conducting path established between drain and source terminals (switch is closed)



n-channel transitor off when voltage at Gate is low on when: voltage(Gate) > voltage (Threshold)

p-channel transistor on when voltage at Gate is low off when: voltage(Gate) > voltage (Threshold)

Source

field-effect transistor (FET) => CMOS circuits use a combination of p-type and n-type metal-oxide-semiconductor field-effect transistors => MOSFET

Gate



Intel 14nm Technology



Plan view of transistors

Sense of Scale



Source: Mark Bohr, IDF14

CMOS Circuit Rules

- Don't pass weak values => Use Complementary Pairs
 - N-type transistors pass weak 1's (V_{dd} V_{th})
 - N-type transistors pass strong 0's (ground)
 - Use N-type transistors only to pass 0's (N for negative)
 - Converse for P-type transistors: Pass weak 0s, strong 1s
 - Pass weak 0's (V_{th}), strong 1's (V_{dd})
 - Use P-type transistors only to pass 1's (P for positive)
 - Use pairs of N-type and P-type to get strong values
- Never leave a wire undriven
 - Make sure there's always a path to V_{dd} or GND
- Never create a path from V_{dd} to GND (ground)
 - This would short-circuit the power supply!

CMOS Networks

p-channel transistor on when voltage at Gate is low off when: voltage(Gate) > voltage (Threshold)



n-channel transitor off when voltage at Gate is low on when: voltage(Gate) > voltage (Threshold) what is the relationship between x and y?

Х	У
0 Volt (GND)	1 Volt (Vdd)
1 Volt (Vdd)	0 Volt (GND)

Called an *inverter* or *not gate*

Two-Input Networks



what is the relationship between x, y and z?											
、	〈	У	Z								
0 Vo	olt 0	Volt	1 Volt								
0 Vo	olt 1	Volt	1 Volt								
1 Vo	olt O	Volt	1 Volt								
1 Vo	olt 1	Volt	0 Volt								

Called a NAND gate (NOT AND)

Clickers/Peer Instruction



х	У		2		Z				
		A		В	С	D			
0 Volt	0 Volt	0)	0	1	<u>1</u>	Volts		
0 Volt	1 Volt	0)	1	0	<u>1</u>	Volts		
1 Volt	0 Volt	0)	1	0	1	Volts		
1 Volt	1 Volt		L	1	0	0	Volts		

Administrivia

- Final HW1 scores will be published next week:
 - We will by hand take a quick look and deduct points for bugs, e.g.
 - Memory leaks
 - reverse_list changing the provided list
 - Empty or meaningless comments
- Project 1.1 test cases will be updated latest Monday – grading similar to above
 - 11 groups did not register their group e-mail yet!
 - 8 groups have registrations pending in gradebot!

Administrivia

- Bug in HW3 grading script ...
- In Lab 8:
 - Your project team explains the TA and Prof your projects 1.1 and 1.2
 - Both of you should know your software well
 - If we find one of you clearly did contribute much less, we will reduce that students points a little
- Check out the additional material provided by UC Berkeley:
 - <u>http://inst.eecs.berkeley.edu/~cs61c/resources/sds.pdf</u>
 - <u>http://inst.eecs.berkeley.edu/~cs61c/resources/boolean.pdf</u>

Policy on Assignments and Independent Work

• ALL PROJECTS WILL BE DONE WITH A PARTNER

- With the exception of laboratories and assignments that explicitly permit you to work in groups, all homework and projects are to be YOUR work and your work ALONE.
- PARTNER TEAMS MAY NOT WORK WITH OTHER PARTNER TEAMS
- You are encouraged to discuss your assignments with other students, and credit will be assigned to students who help others, particularly by answering questions on Piazza, but we expect that what you hand in is yours.
- It is NOT acceptable to copy solutions from other students.
- It is NOT acceptable to copy (or start your) solutions from the Web.
- It is NOT acceptable to use PUBLIC github archives (giving your answers away)
- We have tools and methods, developed over many years, for detecting this. You WILL be caught, and the penalties WILL be severe.
- At the minimum F in the course, and a letter to your university record documenting the incidence of cheating.
- Both Giver and Receiver are equally culpable and suffer equal penalties

Combinational Logic Symbols

 Common combinational logic systems have standard symbols called logic gates



Remember...

• AND-



Boolean Algebra

• Use plus "+" for OR

— "logical sum" 1+0 = 0+1 = 1 (True); 1+1=2 (True); 0+0 = 0 (False)

- Use product for AND (a•b or implied via ab)
 - "logical product"
 0*0 = 0*1 = 1*0 = 0 (False); 1*1 = 1 (True)
- "Hat" to mean complement (NOT)
- Thus

 $ab + a + \overline{c}$

- $= a \cdot b + a + \overline{c}$
- = (a AND b) OR a OR (NOT c)







Exhaustive list of the output value generated for each combination of inputs

How many logic functions can be defined with N inputs?

a	b	c	d	У
0	0	0	0	F(0,0,0,0)
0	0	0	1	F(0,0,0,1)
0	0	1	0	F(0,0,1,0)
0	0	1	1	F(0,0,1,1)
0	1	0	0	F(0,1,0,0)
0	1	0	1	F(0,1,0,1)
0	1	1	0	F(0,1,1,0)
0	1	1	1	F(0,1,1,1)
1	0	0	0	F(1,0,0,0)
1	0	0	1	F(1,0,0,1)
1	0	1	0	F(1,0,1,0)
1	0	1	1	F(1,0,1,1)
1	1	0	0	F(1,1,0,0)
1	1	0	1	F(1,1,0,1)
1	1	1	0	F(1,1,1,0)
1	1	1	1	F(1,1,1,1)

Truth Table Example #1: y= F(a,b): 1 iff a ≠ b



Truth Table Example #3: 32-bit Unsigned Adder									
Α	B	C	_						
000 0	000 0	000 00	-						
000 0	000 1	000 01							
•	•	•	How						
•	•	•	Many Rows?						
•	•	•	10003:						
111 1	111 1	111 10							

Truth Table Example #4: 3-input Majority Circuit

Y =

This is called *Sum of Products* form; Just another way to represent the TT as a logical expression

More simplified forms (fewer gates and wires)

b a С ()

Boolean Algebra: Circuit & Algebraic Simplification



original circuit

equation derived from original circuit

algebraic simplification

simplified circuit



Laws of Boolean Algebra

$X \overline{X} = 0$	$X + \overline{X} = 1$
X O = O	X + 1 = 1
X 1 = X	X + O = X
X X = X	X + X = X
X Y = Y X	X + Y = Y + X
(X Y) Z = Z (Y Z)	(X + Y) + Z = Z + (Y + Z)
X (Y + Z) = X Y + X Z	X + Y Z = (X + Y) (X + Z)
X Y + X = X	(X + Y) X = X
$\overline{X}Y + X = X + Y$	$(\overline{X} + Y) X = X Y$
$\overline{XY} = \overline{X} + \overline{Y}$	$\overline{X + Y} = \overline{X} \overline{Y}$

Boolean Algebraic Simplification Example

- **-** -

y = ab + a + c

. .

Boolean Algebraic Simplification Example

$$y = ab + a + c$$

= a(1) + c

= a + c

- abcy
- 0000
- 0011
- 0100
- 0111
- 1001
- 1011
- 1101
- 1111

= a(b+1) + c distribution, identity law of 1's identity

Question

• Simplify $Z = A + BC + \overline{A(BC)}$

- A: Z = 0
- B: $Z = \overline{A(1 + BC)}$
- C: Z = (A + BC)
- D: Z = BC
- E: Z = 1

In the News: Googles AlphaGo beats world champion Lee Sedol

- Google wins 4:1
- Go: maybe 200 possible moves per turn
 - 250 or more turns
 - even 200¹⁵⁰ is about infinite (chess: about 35⁸⁰)
- Monte Carlo Tree Search (MCTS) and Machine Learning (Neural Networks)
- 1202 CPUs und 176 GPU (or more)
- One million USD prize





Signals and Waveforms: Grouping



Signals and Waveforms: Circuit Delay



Sample Debugging Waveform

• wave - default File Edit Oweer Zeem Beekwa	wk Earma	t Window													_	<u> 8</u> ×
				Der i	60x 1 60	. 60 60 F										
			ସ୍ଥ୍ୟ		ur i u		3 0									
🥘 /tb/DBG_00[10]	St0															
🧶 /tb/DBG_00[9]	St0															
🕘 /tb/DBG_00[8]	St0															
/tb/DBG_00[7]	St 1		Г													
/tb/DBG_00[6]	St0	П	Π	Π		П	П	h n	П		Π	п г	П	Π	Π	
/tb/DBG_00[5]	St0						<u> </u>									
/tb/DBG_00[4]	St0							\mathbf{F}								
么 /+Ь/DBG 00[3]	St0							Hi					\square			
么 /+Ь/DBG 00[2]	St0			FT '												
么 /+Ь/DBG_00[1]	Sto		† 1					-								
么 /+Ь/DBG_00[0]	Sto	пп	пп				ΠΠ	пп	ΠΠ		пп	пп			Π	
	linnin		A 1fef	0035	0038 00	136 003	8/0037	0038		1003	91fee	003a		3b ¹ 1fer		
⊞-Ø /tb/IB	3a	3a		100001		3e		0000	^	0000					<u> </u>	
⊞-@ /tb/ROMAD	0000	1fef		003	8				Ĭ1	fee			<u> </u>	fed		
	ff	∬f f									00	ff		39	Ţ	
	0	2	(3		2			3 4	.5 .1	2			3 (1	2		
🥑 /tb/0E_n	St0											†∟				
🥑 /tb/RAMCS_n	St1															
🧶 /tb/ROMCS_n	St0															
🥘 /tb/#E_n	St 1															
🥑 /tb/X_0E_n	St0			<u> </u>												
/tb/X_RAMCS_n	St1			닡닏				l								
<pre>/tb/X_ROMCS_n</pre>	StO		L,		Ц	┦ <u></u> └─		L		, ,	L,					
2 /tb/KeadYKAM	Stu				Ц	┦└──]					╂───┚ │		╵└──		
🕙 /tb/ləynck	Stu	<u> </u>														
	0 ps	98	liiniin Bus	10 10	uluuuuu 30 us	10	liiniin 2 us	104 104	luuuuuu lus	1000000 101	Francia Glus	10 10	liiniin 8 us	110	us us	
	0 ps															
06086540 pc to 111160200 m		JKI														
L 00000040 bs (0 111109900 b	0															11.

Type of Circuits

- *Synchronous Digital Systems* consist of two basic types of circuits:
 - Combinational Logic (CL) circuits
 - Output is a function of the inputs only, not the history of its execution
 - E.g., circuits to add A, B (ALUs)
 - Sequential Logic (SL)
 - Circuits that "remember" or store information
 - aka "State Elements"
 - E.g., memories and registers (Registers)

Uses for State Elements

- Place to store values for later re-use:
 - Register files (like \$1-\$31 in MIPS)
 - Memory (caches and main memory)
- Help control flow of information between combinational logic blocks
 - State elements hold up the movement of information at input to combinational logic blocks to allow for orderly passage

Accumulator Example

Why do we need to control the flow of information?



Assume:

- Each X value is applied in succession, one per cycle
- After n cycles the sum is present on S

First Try: Does this work?



No!

Reason #1: How to control the next iteration of the 'for' loop? Reason #2: How do we say: 'S=0'?

Second Try: How About This?



Second Try: How About This?



Model for Synchronous Systems



- Collection of Combinational Logic blocks separated by registers
- Feedback is optional
- Clock signal(s) connects only to clock input of registers
- Clock (CLK): steady square wave that synchronizes the system
- Register: several bits of state that samples on rising edge of CLK (positive edge-triggered) or falling edge (negative edge-triggered)