CS 110 Computer Architecture Lecture 26:

Course Summary

Instructor: Sören Schwertfeger

http://shtech.org/courses/ca/

School of Information Science and Technology SIST

ShanghaiTech University

Slides based on UC Berkley's CS61C

New School Computer Architecture (1/3)

Personal Mobile Devices

New School Computer Architecture (2/3)

warehouse-scale computer

power substation


cooling

towers

New School Computer Architecture (3/3)

My other computer is a data center

Old Machine Structures



New-School Machine Structures (It's a bit more complicated!)

- Software Parallel Requests Assigned to computer e.g., Search "Katz"
- Parallel Threads
 Assigned to core
 e.g., Lookup, Ads
- Parallel Instructions


 >1 instruction @ one time
 e.g., 5 pipelined instructions
- Parallel Data

>1 data item @ one time e.g., Add of 4 pairs of words

• Hardware descriptions

All gates functioning in parallel at same time

Programming Languages



CA is NOT about C Programming

- It's about the hardware-software interface
 - What does the programmer need to know to achieve the highest possible performance
- Languages like C are closer to the underlying hardware, unlike languages like Python!
 - Allows us to talk about key hardware features in higher level terms
 - Allows programmer to explicitly harness underlying hardware parallelism for high performance: "programming for performance"

Great Ideas in Computer Architecture

- 1. Design for Moore's Law
- 2. Abstraction to Simplify Design
- 3. Make the Common Case Fast
- 4. Dependability via Redundancy
- 5. Memory Hierarchy
- 6. Performance via Parallelism/Pipelining/Prediction


Powers of Ten inspired CA Overview

- Going Top Down cover 3 Views
- 1. Architecture (when possible)
- 2. Physical Implementation of that architecture
- 3. Programming system for that architecture and implementation (when possible)


• See http://www.powersof10.com/film

Earth

10⁷ meters



The Dalles, Oregon ¹⁰⁴ meters




The Dalles, Oregon ^{10⁴} meters



Google's Oregon WSC 10³ meters



Google's Oregon WSC 10⁴ meters




Google Warehouse

- 90 meters by 75 meters, 10 Megawatts
- Contains 40,000 servers, 190,000 disks
- Power Utilization Effectiveness: 1.23
 - 85% of 0.23 overhead goes to cooling losses
 - 15% of 0.23 overhead goes to power losses
- Contains 45, 40-foot long containers
 8 feet x 9.5 feet x 40 feet
- 30 stacked as double layer, 15 as single layer

Containers in WSCs ^{10²} meters




Google Container



10¹ meters

Google Container







- 2 long rows, each with 29 racks
- Cooling below raised floor
- Hot air returned behind racks

10⁰ meters

Equipment Inside a Container

Server (in rack format):





Array (aka cluster): server racks + larger local area network switch ("array switch") 10X faster => cost 100X: cost f(N²) 19

10⁰ meters

Google Rack

- Google rack with 20 servers + Network Switch in the middle
- 48-port 1 Gigabit/sec Ethernet switch every other rack
- Array switches connect to racks via multiple 1 Gbit/s links
- 2 datacenter routers connect to array switches over 10 Gbit/s links




1 meter

Great Ideas in Computer Architecture

- 1. Design for Moore's Law
 - -- WSC, Container, Rack
- 2. Abstraction to Simplify Design
- 3. Make the Common Case Fast
- 4. Dependability via Redundancy
 - -- Multiple WSCs, Multiple Racks, Multiple Switches
- 5. Memory Hierarchy
- 6. Performance via Parallelism/Pipelining/Prediction
 - -- Task level Parallelism, Data Level Parallelism

Google Server Internals¹⁰⁻¹ meters



Google Board Details

- Supplies only 12 volts
- Battery per board vs.
 large battery room
 - Improves PUE: 99.99%
 efficient local battery vs
 94% for battery room
- 2 SATA Disk Drives
 - 1 Terabyte capacity each
 - 3.5 inch disk drive
 - 7200 RPM

- 2 AMD Opteron Microprocessors
 - Dual Core, 2.2 GHz
- 8 DIMMs
 8 GB DDR2 DRAM
- 1 Gbit/sec Ethernet
 Network Interface Card

Programming Multicore Microprocessor: OpenMP

```
{ int i; int sum = 0;
```

#pragma omp parallel for private(x) reduction(+:sum)

```
for (i=1; i<= num_steps; i++){
    sum = sum + value[i];
}
```

Great Ideas in Computer Architecture

- 1. Design for Moore's Law
 - -- More transistors = Multicore + SIMD
- 2. Abstraction to Simplify Design
- 3. Make the Common Case Fast
- 4. Dependability via Redundancy
- 5. *Memory Hierarchy*
 - -- More transistors = Cache Memories
- 6. Performance via Parallelism/Pipelining/ Prediction
 - -- Thread-level Parallelism


AMD Opteron Microprocessor



centimeters


10⁻² meters

AMD Opteron Microarchitecture




AMD Opteron Pipeline Flow

• For integer operations




- 12 stages (Floating Point is 17 stages)
- Up to 106 RISC-ops in progress

AMD Opteron Block Diagram




10⁻² meters AMD Opteron Microprocessor



10⁻³ meters

AMD Opteron Core



```
Programming One Core:
                 C with Intrinsics
void mmult(int n, float *A, float *B, float *C)
ł
 for ( int i = 0; i < n; i+=4 )
  for (int j = 0; j < n; j++)
    m128 c0 = _mm_load_ps(C+i+j*n);
   for( int k = 0; k < n; k++ )
    c0 = _mm_add_ps(c0, _mm_mul_ps(_mm_load_ps(A+i+k*n),
                                      mm load1 ps(B+k+j*n)));
   _mm_store_ps(C+i+j*n, c0);
```

Inner loop from gcc –O -S Assembly snippet from innermost loop:


movaps (%rax), %xmm9 mulps %xmm0, %xmm9 addps %xmm9, %xmm8 movaps 16(%rax), %xmm9 mulps %xmm0, %xmm9 addps %xmm9, %xmm7 movaps 32(%rax), %xmm9 mulps %xmm0, %xmm9 addps %xmm9, %xmm6 movaps 48(%rax), %xmm9 mulps %xmm0, %xmm9 addps %xmm9, %xmm5

Great Ideas in Computer Architecture


- 1. Design for Moore's Law
- 2. Abstraction to Simplify Design
 - -- Instruction Set Architecture, Micro-operations
- 3. Make the Common Case Fast
- 4. Dependability via Redundancy
- 5. Memory Hierarchy
- 6. Performance via Parallelism/Pipelining/Prediction
 - -- Instruction-level Parallelism (superscalar, pipelining)
 - -- Data-level Parallelism

SIMD Adder


- Four 32-bit adders that operate in parallel
 - Data Level Parallelism




One 32-bit Adder



1 bit of 32-bit Adder




Complementary MOS Transistors (NMOS and PMOS) of NAND Gate




×	У	Z
0 volts	0 volts	3 volts
0 volts	3 volts	3 volts
3 volts	0 volts	3 volts
3 volts	3 volts	0 volts

Physical Layout of NAND Gate¹⁰⁻⁷ meters


100 nanometers



Scanning Electron Microscope




Top View




10⁻⁷ meters

Cross Section


10⁻⁶ meters Block Diagram of Static RAM



1 Bit SRAM in 6 Transistors



Physical Layout of SRAM Bit




10⁻⁷ meters

10⁻⁷ meters

SRAM Cross Section






DIMM Module

- DDR = Double Data Rate
 - Transfers bits on Falling AND Rising Clock Edge
- Has Single Error Correcting, Double Error Detecting Redundancy (SEC/DED)
 - 72 bits to store 64 bits of data
 - Uses "Chip kill" organization so that if single
 DRAM chip fails can still detect failure
- Average server has 22,000 correctable errors and 1 uncorrectable error per year


10⁻⁶ meters

DRAM Bits




1 micron


DRAM Cell in Transistors



Physical Layout of DRAM Bit



Cross Section of DRAM Bits



100 nanometers

10⁻⁷ meters

AMD Dependability

- L1 cache data is SEC/DED protected
- L2 cache and tags are SEC/DED protected
- DRAM is SEC/DED protected with chipkill
- On-chip and off-chip ECC protected arrays include autonomous, background hardware scrubbers
- Remaining arrays are parity protected
 - Instruction cache, tags and TLBs
 - Data tags and TLBs
 - Generally read only data that can be recovered from lower levels

Programming Memory Hierarchy: Cache Blocked Algorithm

• The blocked version of the i-j-k algorithm is written simply as (A,B,C are submatricies of a, b, c)

- r = block (sub-matrix) size (Assume r divides N)
- X[i][j] = a sub-matrix of X, defined by block row i and block column j

Great Ideas in Computer Architecture

- 1. Design for Moore's Law
 - -- Higher capacities caches and DRAM
- 2. Abstraction to Simplify Design
- 3. Make the Common Case Fast
- 4. Dependability via Redundancy-- Parity, SEC/DEC
- 5. Memory Hierarchy
 - -- Caches, TLBs
- 6. Performance via Parallelism/Pipelining/Prediction
 - -- Data-level Parallelism

Course Summary

- As the field changes, Computer Architecure courses change, too!
- It is still about the software-hardware interface
 - Programming for performance!
 - Parallelism: Task-, Thread-, Instruction-, and Data-MapReduce, OpenMP, C, SSE instrinsics
 - Understanding the memory hierarchy and its impact on application performance
- Interviewers ask what you did this semester!

Administrivia

- Final Exam
 - Tuesday, June 21, 2016, 9:00-11:00
 - Location: H2 109 + 110
 - THREE cheat sheets (MT1,MT2, post-MT2)
 - Hand-written
- Project 3 will still come
 - Short/ easy but:
 - Competition:
 - Slowest 33 percentile and below: 80%
 - Fastest program: 100%
 - Linear scaling in between.
 - Worth only half points compared to P1.1, P1.2, P2.1, P2.2
 - Time: Till end of exam week.

Thanks to the TAs!

- Xu Qingwen 徐晴雯
- Zhao Yanpeng 赵彦鹏
- Dong Yanbing 董艳兵
- Wu Minye 吴旻烨
- Jin Shi 金石
- Zhu Chen 朱晨