CS 110 Computer Architecture

Pipelining

Instructor: Sören Schwertfeger

https://robotics.shanghaitech.edu.cn/courses/ca

School of Information Science and Technology SIST

ShanghaiTech University

Slides based on UC Berkley's CS61C

Agenda

- Pipelining
- Hazards
 - Structural
 - Data
 - R-type instructions
 - Load
 - Control
- Instruction-Level Parallelism

Complete Single-Cycle RV32I Datapath!



Stages of Execution on Datapath



Single Cycle Performance

- Assume time for actions are
 - 100ps for register read or write; 200ps for other events
- Clock period is?

Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time
lw	200ps	100 ps	200ps	200ps	100 ps	800ps
SW	200ps	100 ps	200ps	200ps		700ps
R-format	200ps	100 ps	200ps		100 ps	600ps
beq	200ps	100 ps	200ps			500ps

Clock rate (cycles/second = Hz) = 1/Period (seconds/cycle)

Single Cycle Performance

- Assume time for actions are
 - 100ps for register read or write; 200ps for other events
- Clock period is?

Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time
lw	200ps	100 ps	200ps	200ps	100 ps	800ps
SW	200ps	100 ps	200ps	200ps		700ps
R-format	200ps	100 ps	200ps		100 ps	600ps
beq	200ps	100 ps	200ps			500ps

- What can we do to improve clock rate?
- Will this improve performance as well? Want increased clock rate to mean faster programs

Gotta Do Laundry

- Students 阿安 (A An), 鲍伯 (Bao Bo), 陈晨 (Chen Chen) and 丁丁 (Ding Ding) each have one load of clothes to wash, dry, fold, and put away
 - Washer takes 30 minutes
 - Dryer takes 30 minutes
 - "Folder" takes 30 minutes
 - "Stasher" takes 30 minutes to put clothes into drawers











Pipelined Laundry



Pipelining Lessons (1/2)



r

- Pipelining doesn't help <u>latency</u>
 of single task, it helps <u>throughput</u> of entire workload
- <u>Multiple</u> tasks operating simultaneously using different resources
- Potential speedup = <u>Number</u>
 <u>pipe stages</u>
- Time to "<u>fill</u>" pipeline and time to "<u>drain</u>" it reduces speedup

Pipelining Lessons (2/2)



- Suppose new Dryer takes 20 minutes, new
 Folder takes 20 minutes. How much faster is pipeline?
- Pipeline rate limited by <u>slowest</u> pipeline stage
- Unbalanced lengths of pipe stages reduces speedup

Single Cycle Datapath



Pipelining with RISC-V



Pipelining with RISC-V



Sequential vs Simultaneous



instruction sequence

RISC-V Pipeline



Single-Cycle RISC-V RV32I Datapath



Pipelining RISC-V RV32I Datapath



Pipelined RISC-V RV32I Datapath

Recalculate PC+4 in M stage to avoid sending both PC and PC+4 down pipeline



Each stage operates on different instruction



Pipeline registers separate stages, hold data for each instruction in flight

Pipelined Control

- Control signals derived from instruction
 - As in single-cycle implementation
 - Information is stored in pipeline registers for use by later stages



Question

Logic in some stages takes 200ps and in some 100ps. Clk-Q delay is 30ps and setup-time is 20ps. What is the maximum clock frequency at which a pipelined design with 5 stages can operate?

- A: 10GHz
- B: 5GHz
- C: 6.7GHz
- D: 4.35GHz
- E: 4GHz

Agenda

- Pipelining
- Hazards
 - Structural
 - Data
 - R-type instructions
 - Load
 - Control



• Instruction-Level Parallelism

Pipelining Hazards

A *hazard* is a situation that prevents starting the next instruction in the next clock cycle

1) Structural hazard

 A required resource is busy (e.g. needed in multiple stages)

2) Data hazard

- Data dependency between instructions
- Need to wait for previous instruction to complete its data read/write

3) Control hazard

- Flow of execution depends on previous instruction

Structural Hazard

- **Problem:** Two or more instructions in the pipeline compete for access to a single physical resource
- **Solution 1:** Instructions take it in turns to use resource, some instructions have to stall
- Solution 2: Add more hardware to machine
- Can always solve a structural hazard by adding more hardware

Regfile Structural Hazards

- Each instruction:
 - can read up to two operands in decode stage
 - can write one value in writeback stage
- Avoid structural hazard by having separate "ports"
 - two independent read ports and one independent write port
- Three accesses per cycle can happen simultaneously

Structural Hazard: Memory Access



Instruction and data

Instruction and Data Caches



Structural Hazards – Summary

- Conflict for use of a resource
- In RISC-V pipeline with a single memory
 - Load/store requires data access
 - Without separate memories, instruction fetch would have to *stall* for that cycle
 - All other operations in pipeline would have to wait
- Pipelined datapaths require separate instruction/data memories
 - Or separate instruction/data caches
- RISC ISAs (including RISC-V) designed to avoid structural hazards
 - e.g. at most one memory access/instruction

Question

Which statement is false?

- A: Pipelining increases instruction throughput
- B: Pipelining increases instruction latency
- C: Pipelining increases clock frequency
- D: Pipelining decreases number of components

Agenda

- Pipelining
- Hazards
 - Structural
 - Data
 - R-type instructions
 - Load
 - Control



Instruction-Level Parallelism

Data Hazard: Register Access

- Separate ports, but what if write to same value as read?
- Does sw in the example fetch the old or new value?



instruction sequence

Register Access Policy



Might not always be possible to write then read in same cycle, especially in high-frequency designs. Always check assumptions!

Data Hazard: ALU Result



Without some fix, sub and or will calculate wrong result!

instruction sequence

Solution 1: Stalling

- Problem: Instruction depends on result from previous instruction
 - add s0, t0, t1
 sub t2, s0, t3



- Bubble:
 - effectively NOP: affected pipeline stages do "nothing"

Stalls and Performance

• Stalls reduce performance

But stalls are required to get correct results

- Compiler can arrange code or insert NOPs (writes to register x0) to avoid hazards and stalls
 - Requires knowledge of the pipeline structure

Solution 2: Forwarding



Forwarding: grab operand from pipeline stage, rather than register file

Forwarding (aka Bypassing)

- Use result when it is computed
 - Don't wait for it to be stored in a register
 - Requires extra connections in the datapath





Forwarding Path



Admin

- Midterm I graded
 - Regrade requests till Thursday (also for HW 4)!
 - Answers online; Ask questions in piazza, discussion, Office Hour...
- Project 2.1 will be published this week!



Agenda

- Pipelining
- Hazards
 - Structural
 - Data
 - R-type instructions
 - Load
 - Control



• Instruction-Level Parallelism

Load Data Hazard



Stall Pipeline



lw Data Hazard

- Slot after a load is called a *load delay slot*
 - If that instruction uses the result of the load, then the hardware will stall for one cycle
 - Equivalent to inserting an explicit **nop** in the slot
 - except the latter uses more code space
 - Performance loss
- Idea:
 - Put unrelated instruction into load delay slot
 - No performance loss!

Code Scheduling to Avoid Stalls

- Reorder code to avoid use of load result in the next instr!
- RISC-V code for A[3]=A[0]+A[1]; A[4]=A[0]+A[2]



PEER INSTRUCTION

Question: For each code sequences below, choose one of the statements below:

1:				2:				3	•			
addi	t1,	t0,	1	add	t1,	t0,	t0		lw	t0,	0(t())
addi	t2,	t0,	2	addi	t2,	t0,	5		add	t1,	t0,	t0
addi	t3,	t0,	2	addi	t4,	t1,	5					
addi	t3,	t0,	4									
addi	t5,	t1,	5									

A) No stalls as isB) No stalls with forwardingC) Must stall

Agenda

- Pipelining
- Hazards
 - Structural
 - Data
 - R-type instructions
 - Load
 - Control
- Instruction-Level Parallelism