# Computer Architecture I Mid-Term II

Chinese Name:

Pinyin Name:

Student ID:

E-Mail ... @shanghaitech.edu.cn:

Question	Points	Score
1	1	
2	18	
3	10	
4	25	
5	13	
6	10	
7	14	
8	9	
Total:	100	

- This test contains 16 numbered pages, including the cover page, printed on both sides of the sheet.
- We will use Gradescope for grading, so only answers filled in at the obvious places will be used.
- Use the provided blank paper for calculations and then copy your answer here.
- Please turn **off** all cell phones, smartwatches, and other mobile devices. Remove all hats and headphones. Put everything in your backpack. Place your backpacks, laptops, and jackets out of reach.
- The total estimated time is 105 minutes.
- You have 105 minutes to complete this exam. The exam is closed book; no computers, phones, or calculators are allowed. You may use two A4 pages (front and back) of handwritten notes in addition to the provided RISC-V green sheet.
- There may be partial credit for incomplete answers; write as much of the solution as you can. We will deduct points if your solution is far more complicated than necessary. When we provide a blank, please fit your answer within the space provided.
- Do **NOT** start reading the questions/ open the exam until we tell you so!
- Unless otherwise stated, always assume a 32-bit machine for this exam.
- First Task (worth one point): Fill in you name
   Fill in your name and email on the front page and your ShanghaiTech email on top of every page (without @shanghaitech.edu.cn) (so write your email in total 16 times).

6

# 2. \$ Cache!

Notice: We assume a 32-bit machine by default.

(a) This section involves T / F questions. Incorrect answers on T / F questions are penalized with negative credit (in total no less than 0 point). Circle the correct answer. Notice: NO selection will be treated as a wrong choice.

- T / F: Cache benefits from temporal and spatial locality.
- T / F: Cache replacement policy is used for choosing which SET should be evicted.
- T / F: Using multi-level cache will increase miss penalty.
- T / F: Larger cache will decrease the miss rate.
- T / F: Larger cache will decrease hit time and achieve higher performance.
- T / F: Write-back cache has no write allocate.

Solution: T F F T F F

- (b) This section involves cache calculations. You should show the process of your calculation. Only giving a solution will receive no point.
  - 1. An 8-way set-associative cache's total size is 4096 Bytes, the block size is 32 Bytes. Calculate the *index* and *tag* fields length.

2. A direct-mapped cache has 8-bit index field, the block size is 16 Bytes. Calculate the cache size and *tag* field length.

3. There is a computer with 3-level caches. L1 cache: local miss rate is 25%, hit time is 2 cycles. L2 cache: local hit rate is 90%, hit time is 15 cycles. L3 cache: local miss rate is 5%, hit time is 100 cycles. It takes 400 cycles to directly access memory. Calculate the AMAT and global miss rate of the given computer.

Solution:

- 1. —index—:  $\log_2 \# sets = \log_2 4096/(32 * 8) = 4$ —tag—:  $32 - |index| - |offset| = 32 - 4 - \log_2 32 = 23$ .
- 2. # sets = 2<sup>8</sup> = 256, block size= 2 × 8 = 16 Bytes, total size= 256 × 16 = 4096 Bytes = 4KB.
  —tag—: 32 − 8 − log<sub>2</sub> 16 = 20.
- 3. AMAT =  $2 + 0.25 \times (15 + 0.1 \times (100 + 0.05 \times 400)) = 8.75$  cycles. Global miss rate =  $0.25 \times 0.1 \times 0.05 = 0.125\%$ .
- (c) This section involves several single choice questions. Choose the best-fit choice for every underlined space.
  - 1. For a cache with fixed size and associativity, enlarging the block size will \_\_\_\_\_ miss and \_\_\_\_\_ miss.

(a) increase compulsory	(b) decrease compulsory
(c) increase capacity	(d) decrease capacity
(e) increase conflict	(f) decrease conflict

2. For a cache with fixed block size and number of sets, increasing associativity will \_\_\_\_\_ miss and \_\_\_\_\_ miss.

(a) increase compulsory	(b) decrease compulsory
(c) increase capacity	(d) decrease capacity
(e) increase conflict	(f) decrease conflict

- 3. For a cache with fixed block size and length of the *tag* field, increasing associativity will \_\_\_\_\_ and \_\_\_\_\_.
  - (a) increase hit time(b) decrease hit time(c) increase miss rate(d) decrease miss rate
  - (e) increase miss penalty (f) decrease miss penalty

#### Solution:

(b), (e) (The order doesn't matter)
 (d), (f) (The order doesn't matter)
 (a), (d) (The order doesn't matter)

## 3. FSM and SDS

(a) Consider the following circuit. Assume registers have a CLK to Q time of 50ps, a setup time of 30ps, and a hold time of 30ps. Assuming that all gates have the same propagation delay, what is the maximum propagation delay each individual gate could have to achieve a clock rate of 2GHz.



**Solution:** 140ps. We have a clock rate of 2 GHz, which means that we have a maximum clock period of 500 ps. Following the relevant formula, the critical path involves 3 combinational logic, one CLK-to-Q and one setup time, which equals 3 \* CL + 50 ps + 30 ps = 500 ps. Solving for CL, we see that 3 \* CL = 420 ps, which means that CL = 140 ps.

(b) Consider the following CMOS Transistors circuit. Fill the chart.



2

2

	Х	Y	Z
	0 Volt	0 Volt	1 Volt
	0 Volt	1 Volt	1 Volt
	1 Volt	0 Volt	1 Volt
Solution:	1 Volt	1 Volt	0 Volt

(c) The circuit shown below can be simplified. Write a Boolean expression that represents the function of the simplified circuit using the minimum number of AND, OR and NOT gate.



# C = \_\_\_\_

(You must show your work above to earn points.)

# Solution:

$$C = (\sim (AB + \sim A))B + (AB + \sim A)$$
$$= ((\sim A + \sim B)A)B + AB + \sim A$$
$$= (\sim BA)B + AB + \sim A$$
$$= AB + \sim A$$
$$= \sim A + B$$

2

(d) Suppose we feed in digits of a number to a FSM most significant bit first(e.g. it would see 1 first if we input 1000). Complete the below diagram so that it outputs 1 exactly when the number is divisible by 2, but not by 4. Assume that the machine's starting state is such that it has seen more than four 0's.





(e) Consider the following circuit:



You are given the following timing parameters: Register Clk-To-Q: 2ps, Register Setup: 2ps, NOT Gate: 1ps, AND Gate: 4ps, OR Gate: 3ps, NAND Gate: 4ps. Assume the 2 inputs comes from registers and the output is connected to a register as well. What is the minimum clock period at which this circuit can be run?

## Solution: 12 ps

We can break this circuit into 3 paths between registers. The minimum clock period will be maximum path delay, which is calculated by Clk-to-Q + Combinational Logic Delay + Setup Time.

Path 1: Clk-to-Q + NOT + AND + NOT + Setup = 2ps + 1ps + 4ps + 1ps + 2ps = 10psPath 2: Clk-to-Q + OR + Setup = 2ps + 3ps + 2ps = 7psPath 3: Clk-to-Q + NAND + AND + Setup = 2ps + 4ps + 4ps + 2ps = 12psSo, the critical path is path 3, and the max delay is 12ps.

# 4. Control Single Cycle and Pipeline

In this part, we will be working with the single-cycle CPU datapath on the figure below.



(a) Explain what happens in each datapath stage. IF Instruction Fetch

Solution: Send address to the instruction memory, and read IMEM at that address.

ID Instruction Decode

**Solution:** Generate control signals from the instruction bits, generate the immediate, and read registers from the RegFile.

## EX Execute

Solution: Perform ALU operations, and do branch comparison.

## MEM Memory

2

|2|

Solution: Read from or write to the data memory.

#### WB Writeback

**Solution:** Write back the PC + 4, the result of the ALU operation, or data from memory to the RegFile.

## **Clocking Methodology**

- A state element on element connected to the clock (denoted by a triangleat the bottom). The input signal to each state element must stabilize before each rising edge.
- The critical path is the longest delay path between state elements in the circuit. If we place registers in the critical path, we can shorten the period by reducing the amount of logic between registers.

For this exercise, assume the delay for each stage in the datapath is as follows: IF: 150 ps ID: 100 ps EX: 200 ps MEM: 250 ps WB: 100 ps

(a) Which instruction(s) exercise the critical path?

Solution: Load word (lw), which uses all 5 stages.

(b) What is the fastest you could clock this single cycle datapath?

## Solution: 1.25GHz

(c) How can you improve its performance? What is the purpose of pipelining?

Solution: Pipeline. Improve performance.

## Pipeline

In order to pipeline, we add registers between the five datapath stages. Then we do Performance Analysis for the pipeline.

Datapath components delays are listed below.

Register clk-to-q	30ps	Branch comp.	75ps	Memory write	200ps
Register setup	20ps	ALU	200ps	RegFile read	150ps
Mux	25ps	Memory read	275ps	RegFile setup	20ps

3

3

4

(a) With the delays provided above for each of the datapath components, what would be the fastest possible clock time for a single cycle datapath?

Solution:  $t_{clk} \ge t_{PC_{clk-to-q}} + t_{IMEMread} + t_{RFread} + 2*t_{mux} + t_{ALU} + t_{DMEMread} + t_{RFsetup} \ge 1000 ps$ 1.0 Ghz

(b) What is the fastest possible clock time for a pipelined datapath?

Solution: it should be MEM part which has 350ps.

(c) What is the speedup from the single cycle datapath to the pipelined datapath? Whyis the speedup less than 5?

#### **Solution:** 1000/350

The speedup is less than 5 because of (1) the necessity of adding pipeline registers, which have clk-to-q and setup times, and (2) the needto set the clock to the maximum of the ve stages, which take di erent amounts of time.Note: because of hazards, which require additional logic to resolve, the actual speedup would likely be even less than 1000/35

#### Hazards

(d) Given the RISC-V code below and a pipelined CPU with **no forwarding**, how many hazards would there be? What types are each hazard? Consider all possible hazards from all pairs of instructions.

Instruction	C1	C2	C3	C4	C5	C6	C7	C8	C9
1. sub t1, s0, s1	IF	ID	EX	MEM	WB				
2. or s0, t0, t1		IF	ID	EX	MEM	WB			
3. sw s1, 100(s0)			IF	ID	EX	MEM	WB		
4. bgeu s0, s2, l				IF	ID	EX	MEM	WB	
5. add t2, x0, x0					IF	ID	EX	MEM	WB

3

|2|

(you should answer as this: between instructions 1 and 5 (data hazard from reg t4))

**Solution:** There are four hazards: between instructions 1 and 2 (data hazard from t1), instructions 2 and 3 (data hazard from s0), instructions 2 and 4 (from s0), and instructions4 and 5 (a control hazard).

(e) How would you fix each hazard? How many stalls would need to be added?

**Solution:** For data hazards, insert stalls between instructions. For control hazards, use branch prediction.

2 stalls needed for instruction 1 and 2.

2 stalls needed for instruction 2 and 3.

No stall needed for instruction 2 and 4.

No stall needed for branch prediction.

Total 4 stalls.

## 5. Floating Point Numbers

There is another representation for floating point numbers: hexadecimal floating-point format (HFP). IBM System/360 computers and subsequent machines based on that architecture (mainframes) support it. Details of single-precision 32-bit HFP are shown below:

S Exponent (7 bits) Significand (24 bits)

The number is represented as the following formula:  $(-1)^S \times 0.$ significand  $\times 16^{\text{exponent}-64}$ . In this question, we only consider normalized numbers (i.e. the first 4 bit of the significand should not be all zero).

(a) Convert -118.625 into single-precision 32-bit HFP. Write the answer in hexadecimal format. Show key steps.

Solution: 0xC276A000

(b) What is the largest representable number? What is the smallest positive normalized number? Write the answer in hexadecimal format.

Largest representable number: 0x\_

Smallest positive normalized number: 0x\_\_\_\_\_

2

2

Compared with IEEE 754 single-precision floating-point format, what is the advanta
and disadvantage of single-precision 32-bit HFP <b>regarding</b> the range of representa number and precision? Please briefly explain why.
<b>Solution:</b> IEEE 754 has higher precision because HFP sometimes only have 21 bit for the significand. HFP has a wider range of representable number because its exponent is 16-based.
point number. This instruction is faster than using branches. Finish the following C contact that emulates this instruction without using $if-else$ statements or ternary operated. Suppose int and float have the same size. (x86 architecture uses IEEE 754 format)
point number. This instruction is faster than using branches. Finish the following C contract that emulates this instruction without using $if-else$ statements or ternary operated
point number. This instruction is faster than using branches. Finish the following C contract that emulates this instruction without using if-else statements or ternary operate. Suppose int and float have the same size. (x86 architecture uses IEEE 754 format) float fabs (float a) {
<pre>point number. This instruction is faster than using branches. Finish the following C co that emulates this instruction without using if-else statements or ternary operato Suppose int and float have the same size. (x86 architecture uses IEEE 754 format) float fabs (float a) { int tmp = *(int *) &amp;a } </pre>

1

6

2

Solution: Yes. Because both of the formats use the most significant bit as sign bit.

#### 6. Performance

(a) What is the relationship among CPU time per program, Instruction count, CPI and Clock rate?

**Solution:** CPU time / Program = Instruction count  $\times$  CPI  $\times$  (1 / Clock rate)

(b) Provide the formula for Amdahl's Law:

```
Solution:
```

Speedup = 
$$\frac{1}{(1-F) + F/S}$$

(c) Name all elements of the Flynn Taxonomy (full names instead of abbreviations) and provide an example for each if there exists one.

**Solution:** Single Instruction Single Data (SISD): RISC-V CPU Single Instruction Multiple Data (SIMD): SSE or MMX, AVX Multiple Instruction Single Data (MISD): no example Multiple Instruction Multiple Data (MIMD): multi-core CPUs

(d) Explain the difference between \_mm\_load\_pd and \_mm\_loadu\_pd. (Hint: both of them operate on an 128-bit vector)

4

**Solution:** \_mm\_load\_pd requires the address be aligned on a 16-byte boundary, while \_mm\_loadu\_pd does not. (1 pt for 16-byte boundary)

# 7. Datapathology

Consider the single cycle datapath as it relates to a new RISC-V instruction, memory add:

#### madd rd, rs, rt

The instruction does the following:

1) Reads the value of memory at the address stored in rs.

2) Adds the value in the register specified by rt to the memory value and stores the resulting value in rd.

# Ignore pipelining for parts(a)-(c).

(a) Write the Register Transfer Level (RTL) corresponding to madd rd, rs, rt

**Solution:** R[rd] = Mem[R[rs]] + R[rt]; PC = PC + 4;

(b) Change as little as possible in the datapath below to enable madd. **Draw your changes** right in the figure and list all your changes below. Your modification may use muxes, wires, constants, and new control signals, but nothing else. (You may not need all the provided boxes.)

(i)	
(ii)	
(iii)	

**Solution:** (i) Add a mux to select between A mux output and ALU output for addr into Data Mem.

(ii) Add a mux to select between A mux output and DataR output for top input into ALU.

1

|2|



PCSel	ImmSel	RegWEn	BrUn	BrLT	BrEq	Asel
Bsel	ALUSel	MemRW	WBSel			

(c) We now want to set all the control lines appropriately. List what each signal should be, either by an intuitive name or {0, 1, \*("don't care")}. Include any new control signals you added.

**Solution:** =pc+4; \*; 1; \*; \*; \*; 0; 0; =add; Read; 1; For new control (i) & (ii): A output; DataR output;

(d) Briefly (one sentence) explain why madd **CANNOT** be run on the standard 5-stage RISC-V pipeline.

**Solution:** A signal (DataMem output) from the MEM stage is needed in the EX stage.

## 8. Superscalar Processors

(a) Choose (underline) the correct descriptive phrases corresponding to superscalar processors in the brackets.

A superscalar processor can execute [at most one / more than one] instruc-

3

tions per clock cycle. It allows performance gain in [throughput / latency] at a given clock rate. A single-core superscalar process without support for vector operations is classified as an [SISD / SIMD / MISD / MIMD] processors according to Flynn's Law.

**Solution:** more than one (0.5'), throughput (0.5'), SISD (1').

(b) Calculate the CPI (cycle per instruction) of a program with following parameters.

Operation	Freq <sub>i</sub>	$CPI_i$
ALU	40%	2
Load	25%	6
Store	20 %	4
Branch	15 %	3

**Solution:**  $40\% \times 2 + 25\% \times 6 + 20\% \times 4 + 15\% \times 3 = 3.55$  (cycles).

(c) Here is a simplified datapath schematic diagram of a superscalar processor. Fill in the following blanks with the stage number given in the diagram.



- 1. Issue buffer sits between stage \_\_\_\_\_ and stage \_\_\_\_\_.
- 2. In stage \_\_\_\_\_ instructions are executed in parallel.

**Solution:** 2, 3; 3

(d) What can be done to deal with write hazards (marked by dotted lines) without equalizing all pipeline depths and without bypassing?

Solution: Instruction scheduling. / Out of order.