### CS 110 Computer Architecture Lecture 5: More RISC-V, RISC-V Functions

Instructors: Sören Schwertfeger & Chundong Wang

https://robotics.shanghaitech.edu.cn/courses/ca/20s/

School of Information Science and Technology SIST

ShanghaiTech University

Slides based on UC Berkley's CS61C

#### Last lecture

- In RISC-V Assembly Language:
  - Registers replace C variables
  - One instruction (simple operation) per line
  - Simpler is Better, Smaller is Faster
- In RV32, words are 32bit
- Instructions:

add, addi, sub, lw, sw, lb

- Registers:
  - 32 registers, referred to as x0 x31
  - Zero: x0

#### **RISC-V Logical Instructions**

- Useful to operate on fields of bits within a word — e.g., characters within a word (8 bits)
- Operations to pack /unpack bits into words
- Called *logical operations*

Logical	С	Java	RISC-V
operations	operators	operators	instructions
Bit-by-bit AND	&	&	and
Bit-by-bit OR			or
Bit-by-bit XOR	$\wedge$	$\wedge$	xor
Bit-by-bit NOT	~	$\sim$	xori
Shift left	<<	<<	sll
Shift right	>>	>>	srl

#### **RISC-V Logical Instructions**

- Always two variants
  - Register: and x5, x6, x7 # x5 = x6 & x7
  - Immediate: and x5, x6, 3 # x5 = x6 & 3

- Used for 'masks'
  - and i with 0000  $00FF_{hex}$  isolates the least significant byte
  - and i with FF00  $0000_{hex}$  isolates the most significant byte
  - and i with 0000  $0008_{hex}$  isolates the 4<sup>th</sup> bit ( 0000  $1000_{two}$  )

#### Your Turn. What is in x11?

- xor x11, x10, x10 ori x11, x11, 0xFF
- andi x11, x11, 0xFO

A:	0x0
B:	0xF
C :	0xF0
D:	<b>0xFF00</b>
E :	Oxffffffff



## Logic Shifting

- Shift Left: slli x11, x12, 2 #x11=x12<<2
  - Store in x11 the value from x12 shifted 2 bits to the left (they fall off end), inserting 0's on right; << in C.</li>

Before: 0000 0002<sub>hex</sub> 0000 0000 0000 0000 0000 0000 0010<sub>two</sub>

After: 0000 0008<sub>hex</sub> 0000 0000 0000 0000 0000 0000 1000<sub>two</sub>

What arithmetic effect does shift left have?

multiply with  $2^n$ 

- All shift instructions: register and immediate variant!
- Shift Right: srl is opposite shift; >>

#### **Arithmetic Shifting**

- Shift right arithmetic moves *n* bits to the right (insert high order sign bit into empty bits)
- For example, if register x10 contained
   1111 1111 1111 1111 1111 1110 0111<sub>two</sub>= -25<sub>ten</sub>
- If executed srai x10, x10, 4, result is:
   1111 1111 1111 1111 1111 1111 1110<sub>two</sub>= -2<sub>ten</sub>
- Unfortunately, this is NOT same as dividing by 2<sup>n</sup>
  - Fails for odd negative numbers
  - C arithmetic semantics is that division should round towards 0

#### Your Turn. What is in x12?

addi	x10,	x0,	0x7FF
slli	x12,	x10,	<b>0x10</b>
srli	x12,	x12,	80x0
and	x12,	x12,	<b>x10</b>

A:	0x0
В:	0x700
C:	0x7F0
D:	0xFF00
E :	0x7FF



#### Helpful RISC-V Assembler Features

- Symbolic register names
  - E.g., **a0-a7** for argument registers (**x10-x17**)
  - E.g., **zero** for **x0**

- E.g., t0-t6 (temporary) s0-s11 (saved)

- Pseudo-instructions
  - Shorthand syntax for common assembly idioms
  - -E.g., mv rd, rs = addi rd, rs, 0
  - -E.g., li rd, 13 = addi rd, x0, 13

#### **Computer Decision Making**

- Based on computation, do something different
- Normal operation: execute instructions in sequence
- In programming languages: *if*-statement
- RISC-V: *if*-statement instruction is
   **beq register1**, **register2**, **L1** means: go to statement labeled L1
   if (value in register1) == (value in register2)
   ....otherwise, go to next statement
- **beq** stands for *branch if equal*
- Other instruction: **bne** for *branch if not equal*

#### bne flowchart

#### bne

- Branch if not equal
- bne reg1, reg2, label
- Jump if condition is true
- Condition false:
  - continue with next instruction
- If label is after bne:
  - Conditional case will reach label (if no other jump)



## **Types of Branches**

- **Branch** change of control flow
- Conditional Branch change control flow depending on outcome of comparison
  - branch if equal (beq) or branch if not equal (bne)
  - Also branch if less than (blt) and branch if greater than or equal (bge)
- Unconditional Branch always branch

– a RISC-V instruction for this: jump (j), as in j label

#### Label

- Holds the address of data or instructions
  - Think: "constant pointer"
  - Will be replaced by the actual address (number) during assembly (or linking)
- Also available in C for "goto":
- <u>NEVER</u> use goto !!!!
   Very bad programming style!

```
1 static int somedata = 10;
2 
3 main(){
4     int tmp = somedata;
5     loop: // label called "loop"
6     tmp = tmp + 1;
7     goto loop;
8 }
```

#### Label

.data	<pre># Assembler directive 6 tmp = tmp + 1; 7 goto loop; # static data 8 }</pre>
somedata: .word	<pre># Label to some data "somedata" 0xA # initializa the word (32bit) with 10</pre>
.text	<pre># code (instructions) follow here</pre>
main:	<pre># label to first instruction of "main function"</pre>
la x6, lw x5,	<pre>somedata # address of "somedata" in x6 0(x6) # (initial) value of "somedata" to x5</pre>
loop:	<pre># label to the next instruction: # some jump goal in function (name "loop")</pre>
addi, x	5, x5, 1 # x5 += 1 (label loop points here)

18 j loop # jump to loop

static int somedata = 10; main(){ int tmp = somedata; loop: // label called "loop" + 1;

#### Example *if* Statement

- Assuming translations below, compile *if* block
  - $f \rightarrow x10$   $g \rightarrow x11$   $h \rightarrow x12$
  - $i \rightarrow x13$   $j \rightarrow x14$

#### 

• May need to negate branch condition

#### Example *if-else* Statement

- Assuming translations below, compile
   f → x10
   g → x11
   h → x12
   i → x13
   j → x14
- if (i == j) bne x13,x14,Else
   f = g + h; add x10,x11,x12
  else j Exit
   f = g h; Else: sub x10,x11,x12
   Exit:

16

## Magnitude Compares in RISC-V

- Until now, we've only tested equalities (== and != in C);
   General programs need to test < and > as well.
- RISC-V magnitude-compare branches:
- "Branch on Less Than"

Syntax:blt reg1, reg2, labelMeaning:if (reg1 < reg2) // treat registers as signed integers<br/>goto label;

• "Branch on Less Than Unsigned"

Syntax:bltu reg1, reg2, labelMeaning:if (reg1 < reg2) // treat registers as unsigned integers<br/>goto label;

## Magnitude Compares in RISC-V

- "Branch on Greater or Equal" Syntax: bge reg1, reg2, label Meaning: if (reg1 >= reg2) // treat registers as signed integers goto label;
- "Branch on Greater or Equal Unsigned" Syntax: bgeu reg1, reg2, label
   Meaning: if (reg1 >= reg2) // treat registers as unsigned integers goto label;
- Conditional Branch instructions:
  - beq, bne: <u>Branch if equal</u>/<u>Branch if not equal</u>
  - blt, bltu: <u>Branch on less than/ unsigned</u>
  - bge, bgeu: <u>Branch on greater or equal/ unsigned</u>

#### C Loop Mapped to RISC-V Assembly

```
# Assume x8 holds pointer to A
int A[20];
                            # Assign x10=sum
int sum = 0;
                              add x9, x8, x0 \# x9 = \&A[0]
for (int i=0; i < 20; i++)
                              add x10, x0, x0 \# sum=0
    sum += A[i];
                              add x11, x0, x0 \# i=0
                              addi x13, x0, 20 \# x13=20
                            Loop:
                              bge x11, x13, Done
                               1w x 12, 0(x9) \# x 12 = A[i]
                              add x10, x10, x12 \# sum +=
                              addi x9, x9, 4 # &A[i+1]
                              addi x11,x11,1 # i++
                              j Loop
                            Done:
```

## Optimization

- The simple translation is suboptimal!
  - A more efficient way:
- Inner loop is now 4 instructions rather than 7
  - And only 1 branch/jump rather than two: Because first time through is always true so can move check to the end!
- The compiler will often do this automatically for optimization
  - See that i is only used as an index in a loop

<b># A</b>	ssume	e x8 holds pointer to A	A
<b># A</b>	ssign	x10=sum	
add	x10	, x0, x0 # sum=0	
add	x11	$x^{3}, x^{3}, x^{3} = A$	
add	i x12	$x_{,x11}, 80 \# end = A + 3$	30
Loo	<b>p:</b>		
	lw	<b>x13,0(x11)</b> # x13 =	*ptr
	add	x10,x10, x13 # sum +=	x13
	addi	x11,x11, 4 # ptr++	
blt	x11,	x12, Loop: $\#$ ptr < e	end

#### Premature Optimization...

- In general we want *correct* translations of C to RISC-V
- It is *not* necessary to optimize
  - Just translate each C statement on its own
- Why?
  - Correctness first, performance second
    - Getting the wrong answer fast is not what we want from you...
  - We're going to need to read your assembly to grade it!
    - Multiple ways to optimize, but the straightforward translation is mostly unique-ish.

#### Question

- What value does x12 have at the end?
- Answer: x12 = 16

1	<pre>#include <stdio.h></stdio.h></pre>
2	
3	<pre>int main (){</pre>
4	int x10 = 7;
5	<i>int</i> x12 = 0;
6	do-{
7	int x14 = x10 & 1;
8	<b>if(x14)</b>
9	x12 += x10;
10	
11	×10;
12	} while (x10 != 0);
13	printf("%d", x12);
14	



```
addi x10, x0 , 0x07
add x12, x0 , x0
label_a:
   andi x14, x10, 1
   beq x14, x0 , label_b
   add x12, x10, x12
label_b:
   addi x10, x10, -1
   bne x10, x0 , label_a
```



#### **TA Discussion**

Cheng Yu



#### Q & A



#### Quiz





- **DOWNLOAD** to disk!
- Then edit with proper PDF reader!
- <u>https://robotics.shanghaitech.edu.cn/courses/ca/20s</u> /notes/CA\_Lecture\_4\_Quiz.pdf

- Submit to gradescope:
- <a href="https://www.gradescope.com/courses/77872">https://www.gradescope.com/courses/77872</a>
- Only if you have problems with gradescope, send the PDF to: Head TA Yanjie Song <songyj at shanghaitech.edu.cn>

## CS 110 Computer Architecture Lecture 5: *More RISC-V, RISC-V Functions Video 2:* Procedures in RISC-V

Instructors: Sören Schwertfeger & Chundong Wang

https://robotics.shanghaitech.edu.cn/courses/ca/20s/

School of Information Science and Technology SIST

ShanghaiTech University

Slides based on UC Berkley's CS61C

#### How Program is Stored



#### Assembler to Machine Code (more later in course)



#### **Executing a Program**



- The **PC** (program counter) is internal register inside processor holding <u>byte</u> address of next instruction to be executed.
- Instruction is fetched from memory, then control unit executes instruction using datapath and memory system, and updates program counter (default is <u>add +4 bytes to PC</u>, to move to next sequential instruction)

#### **C** Functions

```
main() {
    int i,j,k,m;
    ...
    i = mult(j,k); ...
    m = mult(i,i); ...
}
```

}

What information must compiler/programmer keep track of?

```
/* really dumb mult function */
```

```
int mult (int mcand, int mlier){
    int product = 0;
    while (mlier > 0) { Wha
        product = product + mcand; a
        mlier = mlier -1;
    }
    return product;
```

What instructions can accomplish this?

#### Six Fundamental Steps in Calling a Function

- 1. Put parameters in a place where function can access them
- 2. Transfer control to function
- 3. Acquire (local) storage resources needed for function
- 4. Perform desired task of the function
- 5. Put result value in a place where calling code can access it and restore any registers you used
- 6. Return control to point of origin, since a function can be called from several points in a program

#### **RISC-V Function Call Conventions**

- Registers faster than memory, so use them
- Give names to registers, conventions on how to use them
- a0-a7 (x10-x17): eight argument registers to pass parameters and return values (a0-a1)
- ra: one return address register to return to the point of origin (x1)
- Also s0-s1 (x8-x9) and s2-s11 (x18-x27): saved registers (more about those later)

#### Instruction Support for Functions (1/4)

```
... sum(a,b);... /* a, b: s0, s1 */
    int sum(int x, int y) {
      return x+y;
            (shown in decimal)
   address
    1000
                      In RV32, instructions are 4
    1004
RISC-V
                      bytes, and stored in memory
    1008
    1012
                      just like data. So here we show
    1016
                      the addresses of where the
    ...
                      programs are stored.
    2000
    2004
```

#### Instruction Support for Functions (2/4)

```
... sum(a,b);... /* a, b: s0, s1 */
    }
C int sum(int x, int y) {
    return x+y;
   address (shown in decimal)
    1000 add a0, s0, x0
                        # x = a
                         \# y = b
    1004 mv al, sl
RISC-V
    1008 addi ra, zero, 1016 # ra=1016
    1012 j sum
                             # jump to sum
                             # next instruction
    1016 ...
    ...
    2000 sum: add a0, a0, a1
    2004 jr ra # new instr. "jump register"
```

35

#### Instruction Support for Functions (3/4)

```
... sum(a,b);... /* a,b:$s0,$s1 */
}
int sum(int x, int y) {
   return x+y;
}
```

• Question: Why use **jr** here? Why not use **j**?

**RISC-V** 

 Answer: sum might be called by many places, so we can't return to a fixed place. The calling proc to sum must be able to say "return here" somehow.

#### Instruction Support for Functions (4/4)

- Single instruction to jump and save return address: jump and link (jal)
- Before:

1008 addi ra, zero, 1016 *# \$ra=1016* 1012 j sum *# goto sum* 

• After:

1008 jal sum *# ra=1012, goto sum* 

- Why have a **jal**?
  - Make the common case fast: function calls very common.
  - Reduce program size
  - Don't have to know where code is in memory with jal!

#### **Unconditional Branches**

- Only two actual instructions
  - jal rd offset
  - jalr rd rs offset
- Jump And Link
  - Add the immediate value to the current address in the program (the "Program Counter"), go to that location
    - The offset is 20 bits, sign extended and left-shifted one (not two)
  - At the same time, store into rd the value of PC+4
    - So we know where it came from (need to return to)
  - jal offset == jal x1 offset (pseudo-instruction; x1 = ra = return address)
  - j offset == jal x0 offset (yes, jump is a pseudo-instruction in RISC-V)
- Two uses:
  - Unconditional jumps in loops and the like
  - Calling other functions

## Jump and Link Register

- The same except the destination
  - Instead of PC + immediate it is rs + immediate
    - Same immediate format as I-type: 12 bits, sign extended
- Again, if you don't want to record where you jump to...
  - jr rs == jalr x0 rs
- Two main uses
  - Returning from functions (which were called using Jump and Link)
  - Calling pointers to function
  - We will see how soon!

#### Notes on Functions

- Calling program (*caller*) puts parameters into registers a0-a7 and uses jal X to invoke (*callee*) at address labeled X
- Must have register in computer with address of currently executing instruction
  - Instead of Instruction Address Register (better name), historically called Program Counter (PC)
  - It's a program's counter; it doesn't count programs!
- What value does jal X place into ra? ????
- jr ra puts address inside ra back into PC

# Where Are Old Register Values Saved to Restore Them After Function Call?

- Need a place to save old values before call function, restore them when return, and delete
- Ideal is *stack*: last-in-first-out queue (e.g., stack of plates)
  - Push: placing data onto stack
  - Pop: removing data from stack
- Stack in memory, so need register to point to it
- sp is the *stack pointer* in RISC-V (x2)
- Convention is grow from high to low addresses
   Push decrements sp, Pop increments sp



bottom of stack frame is
When procedure ends, stack frame is tossed off the stack; frees memory for future stack frames

#### Example

```
int Leaf
  (int g, int h, int i, int j)
{
    int f;
    f = (g + h) - (i + j);
    return f;
}
```

- Parameter variables g, h, i, and j in argument registers a0, a1, a2, and a3, and f in s0
- Assume need one temporary register s1

#### Stack Before, During, After Function

• Need to save old values of s0 and s1



#### RISC-V Code for Leaf()

Leaf:

addi	sp,	sp, -8	<pre># adjust stack for 2 items # save s1 for use afterwards # save s0 for use afterwards</pre>
sw	s1,	4(sp)	
sw	s0,	0(sp)	
add	s0,	a0, a1	<pre># f = g + h # s1 = i + j # return value (g + h) - (i + j)</pre>
add	s1,	a2, a3	
sub	a0,	s0, s1	
lw lw addi jr	s0, s1, sp, ra	0(sp) 4(sp) sp, 8	<pre># restore register s0 for caller # restore register s1 for caller # adjust stack to delete 2 items # jump back to calling routine</pre>

#### **Question:**

Piazza: "Lecture 5 Memory poll	."	
We want to translate C: $*x = *(y+1)$ i	nto	RISC-V
X, y are int ptrs stored in: x3 x5 1: addi x3, x5, 1 2: addi x5, x3, 1 3: sw x3, 0(x5) 4: sw x5, 1(x3) 5: sw x3, 1(x5) 6: sw x3, 4(x5) 7: sw x5, 4(x3) 8: sw x8, 0(x3) 9: sw x3, 0(x8) 10: $lw x3, 1(x5)$ 11: $lw x8, 1(x5)$ 12: $lw x5, 1(x8)$ 13: $lw x3, 4(x5)$ 14: $lw x8, 4(x5)$ 15: $lw x5, 4(x8)$	A B C D E F G H I J K L M N O P	$ \begin{array}{c} 1\\ 2\\ 3\\ 4\\ 5\\ 6\\ 10\\ 13\\ 10 \rightarrow 7\\ 11 \rightarrow 8\\ 11 \rightarrow 9\\ 12 \rightarrow 3\\ 13 \rightarrow 3\\ 14 \rightarrow 8\\ 14 \rightarrow 9\\ 15 \rightarrow 9 \end{array} $

## CS 110 Computer Architecture Lecture 5: *More RISC-V, RISC-V Functions Video 3:* Nested Functions

Instructors: Sören Schwertfeger & Chundong Wang

https://robotics.shanghaitech.edu.cn/courses/ca/20s/

School of Information Science and Technology SIST

ShanghaiTech University

Slides based on UC Berkley's CS61C

Nested Procedures (1/2)

- int sumSquare(int x, int y) {
   return mult(x,x)+ y;
  }
- Something called sumSquare, now sumSquare is calling mult
- So there's a value in ra that sumSquare wants to jump back to, but this will be overwritten by the call to mult

Need to save **sumSquare** return address before call to **mult** 

## Nested Procedures (2/2)

- In general, may need to save some other info in addition to ra.
- When a C program is run, there are 3 important memory areas allocated:
  - Static: Variables declared once per program, cease to exist only after execution completes - e.g., C globals
  - Heap: Variables declared dynamically via **malloc**
  - Stack: Space to be used by procedure during execution; this is where we can save register values

#### The "ABI" Conventions & Mnemonic Registers

- The "Application Binary Interface" defines our 'calling convention'
  - How to call other functions
- A critical portion is "what do registers mean by convention"
  - We have 32 registers, but how are they used
- Who is responsible for saving registers?
  - ABI defines a contract: When you call another function, that function promises *not* to overwrite certain registers
- We also have more convenient names based on this
   So going forward, no more x3, x6... type notation

## Register Conventions (1/2)

- Calle<u>R</u>: the calling function
- Calle<u>E</u>: the function being called
- When callee returns from executing, the caller needs to know which registers may have changed and which are guaranteed to be unchanged.
- Register Conventions: A set of generally accepted rules as to which registers will be unchanged after a procedure call (jal) and which may be changed.

## Register Conventions (2/2)

To reduce expensive loads and stores from spilling and restoring registers, RISC-V function-calling convention divides registers into two categories:

- 1. Preserved across function call
  - Caller can rely on values being unchanged
  - sp, gp, tp, "saved registers" s0- s11 (s0 is also fp)
- 2. Not preserved across function call
  - Caller cannot rely on values being unchanged
  - Argument/return registers a0-a7, ra,
     "temporary registers" t0-t6

#### **RISC-V Symbolic Register Names**

Numbers: hardware understands

## REGISTER NAME, USE, CALLING CONVENTION

REGISTER	NAME	USE	SAVER
x0	zero	The constant value 0	N.A.
x1	ra	Return address	Caller
x2	sp	Stack pointer	Callee
x3	db	Global pointer	
×4	tp	Thread pointer	
x5-x7	t0-t2	Temporaries	Caller
x8	s0/fp	Saved register/Frame pointer	Callee
x9	sl	Saved register	Callee
x10-x11	a0-a1	Function arguments/Return values	Caller
x12-x17	a2-a7	Function arguments	Caller
x18-x27	s2-s11	Saved registers	Callee
x28-x31	t3-t6	Temporaries	Caller

Human-friendly symbolic names in assembly code

#### **RISC-V Green Card**

3

9)

9)

#### PSEUDO INSTRUCTIONS

MNEMONIC	NAME		DESCRIPT	TION	USES
beqz	Branch = 2	ero if(R[rs1]==€		-0) PC=PC+{imm,1b'0}	beq
bnez	Branch ≠ z	ro if(R[rs1]!=0		0) PC=PC+{imm,1b'0}	bne
fabs.s,fabs.d	Absolute V	alue	F[rd] = (F[rd])	rs1]< 0) ? –F[rs1] : F[rs1]	fsgnx
fmv.s,fmv.d	FP Move		F[rd] = F[r]	s1]	fsgnj
ineg.s,ineg.d	FP negate		F[rd] = -F[	rs1]	fsgnjn
3	Jump		$PC = \{imm \\ PC = P(-)\}$	L180}	jar
1.	Jump regist	ber	PC = R[IS]	J Image	Jair
11	Load imm	35	R[rd] = im	ness	addi
mv.	Move		R[rd] = R[rd]	s1]	addi
neg	Negate		R[rd] = -R	[rs1]	sub
nop	No operatio	m	R[0] - R[0	1	addi
not	Not		R[rd] = -R	(rs1)	xori
ret	Return		PC = R[1]		jalr
seqz	Set = zero		R[rd] = (R	[rs1]== 0) ? 1 : 0	sltiu
snez	Set≠zero		R[rd] = (R	[rs1]!= 0) ? 1 : 0	sltu
ARITHMETIC	CORE IN	STRUCTI	ON SET		(2)
RV64M Multiply	Extension				
MNEMONIC	FMI	[ NAME		DESCRIPTION (in Verilog)	NOT
mul, mulw	R	MULtiply (W	(and)	R[rd] = (R[rs1] * R[rs2])(63:0)	1
mulh	R	MULtiply His	zh	R[rd] = (R[rs1] * R[rs2])(127:64)	
mulhu	R	MULtiply His	zh Unsigned	R[rd] = (R[rs1] * R[rs2])(127:64)	,
mulhau	p	MULtiply upp	er Half Sion/Une	R[rd] = (R[rs1] * R[rs2])(127:64)	6
div.divw	R	DIVide (Word	0	R[rd] = (R[rs1] / R[rs2])	1
divu	R	DIVide Unsig	med	R[rd] = (R[rs1] / R[rs2])	
rem, remy	R	REMainder ()	Word)	R[rd] = (R[rs1] % R[rs2])	1
roma roman	D	REMainder U	insigned	R[ed] = (R[es1] % R[es2])	1.2
contra y contra a	ĸ	(Word)		viral - (wired severes)	1,4
RV64A Atomtic E	Extension				
amoadd.w, amoad	d.d R	ADD		R[rd] = M[R[rs1]],	
amoand.w.amoan	d.d R	AND		M[K[TS1]] = M[K[TS1]] + K[TS2] R[rd] = M[R[rs1]]	
direction in passedia				M[R[rs1]] = M[R[rs1]] & R[rs2]	
amomax.w, amoma	x.d R	MAXimum		R[rd] = M[R[rs1]],	
				if (R[rs2] > M[R[rs1]]) M[R[rs1]] =	R[rs2]
anomaxu.w, anoma	xu.d R	MAXimum U	Insigned	R[rd] = M[R[rs1]],	2
amonta a amont	nd P	MINIMUM		if $(R[rs2] > M[R[rs1]]) M[R[rs1]] =$ P[rs1] = M[P[rs1]]	R[rs2]
amoniii.w, amonii	n.u K	Sussilian		$if(R[rs2] \leq M[R[rs11], M[R[rs11]] = 1$	R[m2]
amominu.w, amomi	nu.d R	MINimum Ur	nsigned	R[rd] = M[R[rs1]].	2
			-	if (R[rs2] < M[R[rs1]]) M[R[rs1]] =	R[rs2]
amoor.w, amoor.	d R	OR.		R[rd] = M[R[rs1]],	
		2111 A B		M[R[rs1]] = M[R[rs1]]   R[rs2]	
amoswap.w, amosw	ap.d R	SWAP		R[rd] = M[R[rs1]], M[R[rs1]] = R	[rs2]
amoxor.w, amoxo	r.d R	XOR		R[rd] = M[R[rs1]], $M[R[rs1]] = M[R[rs1]] \land R[rs1]$	
lr.w.lr.d	P	Load Reserve	d	$R[rs1] = M[R[rs1]] \cap R[rs2]$ R[rd] = M[R[rs1]]	
1110/1210	K	Long Kestive		reservation on M[R[rs1]]	
sc.w,sc.d	R	Store Conditi	onal	if reserved, M[R[rs1]] = R[rs2],	
				R[rd] = 0; else R[rd] = 1	

#### CORE INSTRUCTION FORMATS

#### 31 27 26 25 24 20 19 15 14 12 11 7 6 0

R	funct7	rs2	rsl	funct3	rd	Opcode
I	imm[11:0]		rsl	funct3	rd	Opcode
s	imm[11:5]	rs2	rsl	funct3	imm[4:0]	opcode
SB	imm[12 10:5]	rs2	rsl	funct3	imm[4:1 11]	opcode
U	imm[31:12]					opcode
UJ	imm[20	rd	opcode			

GISTER NAME	, USE, CALLIN	G CONVENTION	(
REGISTER	NAME	USE	SAV
ж0	zero	The constant value 0	N.4
xl	ra	Return address	Call
ж2	sp	Stack pointer	Call
<b>z</b> 3	gp	Global pointer	
3X.4	tp	Thread pointer	
x5-x7	t0-t2	Temporaries	Call
жB	s0/fp	Saved register/Frame pointer	Call
×9	51	Saved register	Call
x10-x11	a0-a1	Function arguments/Return values	Call
x12-x17	a2-a7	Function arguments	Call
x18-x27	s2-s11	Saved registers	Call
x28-x31	£3-£6	Temporaries	Call
f0-f7	ft0-ft7	FP Temporaries	Call
f8-f9	fs0-fs1	FP Saved registers	Call
f10-f11	fa0-fal	FP Function arguments/Return values	Call
f12-f17	£a2-fa7	FP Function arguments	Call
f18-f27	fs2-fs11	FP Saved registers	Call
f28 f31	ft8 ft11	Right = Right + Rig21	Call

#### IEEE 754 FLOATING-POINT STANDARD

(-1)<sup>8</sup> × (1 + Fraction) × 2<sup>(12) potent - Hao</sup> where Half-Precision Bias = 15, Single-Precision Bias = 127, Double-Precision Bias = 1023, Quad-Precision Bias = 16383

#### IEEE Half-, Single-, Double-, and Quad-Precision Formats:

S	Exponent	Fractic	on				
15	14 10	9	0				
S	Exponent	Exponent		Fraction			
31	30	23 22 0					
S	Exponent		Fraction				
63	62 52 51					0	
S	Exponent		Fraction				
127	126 112 111				-		

#### MEMORY ALLOCATION STACK FRAME SP 🔶 0000 000r mm mu<sub>te</sub> Stack Higher Argument 9 Memory Argument 8 Addresses FP -Saved Register Stack Dynamic Data irows 0000 0000 1000 0000 Static Data Local Variables t SP 🗕 Text PC -> 0000 0000 0040 0000. Lower Memory Reserved Addresses

#### SIZE PREFIXES AND SYMBOLS

SIZE I REFIXED AND DIDIDOLD						
SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL	
103	Kilo-	K	219	Kibi-	Ki	
10°	Mega-	M	279	Mebi-	Mi	
10°	Giga-	G	259	Gibi-	Gi	
1012	Tera-	Т	210	Tebi-	Ti	
1018	Peta-	Р	259	Pebi-	Pi	
1018	Exa-	E	258	Exbi-	Ei	
10 <sup>21</sup>	Zetta-	Z	277	Zebi-	Zi	
10 <sup>24</sup>	Yotta-	Y	250	Yobi-	Yi	
103	milli-	m	10'15	femto-	f	
10*	micro-	μ	10.18	atto-	а	
10.8	nano-	п	10.21	zepto-	z	
10 <sup>-12</sup>	pico-	р	10.3*	yocto-	У	

#### Question

- Which statement is FALSE?
  - A: RISC-V uses jal to invoke a function and jr to return from a function
  - B: jal saves PC+1 in ra
  - C: The callee can use temporary registers(ti) without saving and restoring them
  - D: The caller can rely on save registers (si) without fear of callee changing them

#### Leaf() from last video:

Leaf:

addi	sp,	sp, -8	<pre># adjust stack for 2 items # save s1 for use afterwards # save s0 for use afterwards</pre>
sw	s1,	4(sp)	
sw	s0,	0(sp)	
add	s0,	a0, a1	<pre># f = g + h # s1 = i + j # return value (g + h) - (i + j)</pre>
add	s1,	a2, a3	
sub	a0,	s0, s1	
lw lw addi jr	s0, s1, sp, ra	0(sp) 4(sp) sp, 8	<pre># restore register s0 for caller # restore register s1 for caller # adjust stack to delete 2 items # jump back to calling routine</pre>

#### We could have optimized...

We could have just as easily used t0 and t1 instead...

## Allocating Space on Stack

- C has two storage classes: automatic and static
  - Automatic variables are local to function and discarded when function exits
  - Static variables exist across exits from and entries to procedures
- Use stack for automatic (local) variables that don't fit in registers
- *Procedure frame* or *activation record*: segment of stack with saved registers and local variables

#### Stack Before, During, After Function



## Using the Stack (1/2)

- We have a register **sp** which always points to the last used space in the stack.
- To use stack, we decrement this pointer by the amount of space we need and then fill it with info.
- So, how do we compile this?

int sumSquare(int x, int y) {
 return mult(x,x)+ y;

#### Using the Stack (2/2)

int sumSquare(int x, int y) {
 return mult(x,x)+ y; }

sumSqu	lare:					
"push"	addi	sp,	sp, -8	<i># space on stack</i>		
	SW	ra,	4(sp)	<i># save ret addr</i>		
	SW	a1,	0(sp)	# save y		
	mv	a1,	a0	<pre># mult(x,x)</pre>		
	jal	mult		<i># call mult</i>		
	lw	a1,	0(sp)	<i># restore y</i>		
"pop"	add	a0,	a0, a1	<pre># mult()+y</pre>		
•••	lw	ra,	4(sp)	<i># get ret addr</i>		
	addi	sp,	sp, 8	<i># restore stack</i>		
	jr ra					
mult:	• • •					

#### **Basic Structure of a Function**

# Prologue entry\_label: addi sp,sp, -framesize sw ra, framesize-4(sp) # save ra save other regs if need be

**Body** ... (call other functions...)



#### memory

#### Epilogue

# restore other regs if need be lw ra, framesize-4(sp) # restore \$ra addi sp, sp, framesize jr ra

#### A Richer Translation Example

- struct node {
   unsigned c
  - unsigned char c, /\* c will be at 0, \*/
    struct node \*next};

/\* next will be at 4 because of alignment \*/
/\* sizeof(struct node) == 8 \*/

```
struct node * foo(char c){
    struct node *n
    if(c < 0) return 0;
    n = malloc(sizeof(struct node));
    n->next = foo(c - 1);
    n->c = c;
    return n;
```

#### What is needed?

- We'll need to save ra
  - Because we are calling other function
- We'll need a local variable for c
  - Because we are calling other functions
  - Lets put this in s0
- We'll need a local variable for n
  - Lets put this in s1
- So lets form the "preamble" and "postamble"
  - What we always do on entering and leaving the function

```
1 foo:
2 addi sp sp -12  # Get stack space for 3 registers
3 sw s0 0(sp)  # Save s0
4 sw s1 4(sp)  # Save s1
5 sw ra 8(sp)  # Save ra
```

#### Body of function ...

- 21 foo\_exit: 22 lw s0 0(sp) 23 lw s1 4(sp) 24 lw ra 8(sp) 25 addi sp sp 12 26 ret
  - # Assume return value already in a0
  - # Restore Registers
  - # Restore stack pointer
    # aka.. jalr x0 ra

# Again, we skipped a lot of optimization...

- On the leaf node (c < 0) we didn't need to save ra (or even s0 & s1 since we don't need to use them)
- We could get away with only one saved register..
  - Save c into s0
  - call malloc
  - save c into n[0]
  - calc c-1
  - save n in s0
  - recursive call
- But again, we don't needlessly optimize...

## Where is the Stack in Memory?

- RV32 convention (RV64 and RV128 have different memory layouts)
- Stack starts in high memory and grows down
  - Hexadecimal: bfff\_fff0<sub>hex</sub>
  - Stack must be aligned on 16-byte boundary (not true in examples above)
- RV32 programs (*text segment*) in low end
  - 0001\_0000<sub>hex</sub>
- static data segment (constants and other static variables) above text for static variables
  - RISC-V convention *global pointer* (**gp**) points to static
  - $RV32 gp = 1000_{hex}$
- Heap above static for data structures that grow and shrink ; grows up to high addresses



## "And in Conclusion...'

- Registers we know so far (Almost all of them!)
  - a0-a7 for function arguments, a0-a1 for return values
  - sp, stack pointer, ra return address
  - s0-s11 saved registers
  - t0-t6 temporaries
  - zero
- Instructions we know:
  - Arithmetic: add, addi, sub
  - Logical: sll, srl, sla, slli, srli, slai, and, or, xor, andi, ori, xori
  - Decision: beq, bne, blt, bge
  - Unconditional branches (jumps): j, jr
  - Functions called with jal, return with jr ra.
- The stack is your friend: Use it to save anything you need. Just leave it the way you found it!