CS 110 Computer Architecture

Advanced Caches

Instructor: Sören Schwertfeger and Chundong Wang

https://robotics.shanghaitech.edu.cn/courses/ca/20s

School of Information Science and Technology SIST

ShanghaiTech University

Slides based on UC Berkeley's CS61C and Carnegie Mellon Univ. ECE447 (2015)

Midterm

- Date: Tuesday, May 26th, 2020
- Time: 10:15-12:15 (normal lecture slot++)
 - Be there latest 10:00 we start 10:15 sharp!
- Venue: 4 rooms <u>check on egate which room you are</u>!
 - SPST1-503
 SPST1-201
 SPST1-501
 SIST1A-106
- Closed book:
 - You can bring <u>two</u> A4 pages with notes (both sides; in <u>English</u>): Write your Chinese and Pinyin name on the top! <u>Handwritten</u> by you!
 - Final: you can bring three A4 pages
 - You will be provided with the RISC-V "green sheet"
 - No other material allowed!



=>

- Wear your Corona mask!
- Switch cell phones off! (not silent mode – off!)

Admin

– Put them in your bags.



- Bags under the table. Nothing except paper, pen, 1 drink, 1 snack, your student ID card on the table!
- No other electronic devices are allowed!
 No ear plugs, music, smartwatch...
- Anybody touching any electronic device will FAIL the course!
- Anybody found cheating (copy your neighbors answers, additional material, ...) will **FAIL** the course!









COMPUTER RGANIZATION THE HALLWARE/SOFTWATCH INTERFACE



DAVID A. PATTERSON JOHN L. HENNESSY

Admin

FUNCTIONS OF SEVERAL VARIABLES ZAF(X.U.) W= f(X.U.Z	DOMANNE Allowed (Scul) (S.V. 2) PANGES: 25.100
LEVEL CURVES OND FUNCTION OF D VARIABLES	G-A DEFINITION OF CONTINUITY
$\begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \end{array} \\ \end{array} \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} $	LET & BE A FUNCTION OF 2 VARIABLES DEFINED ON A DISK W CENTER (aib), EXCEPT POSSIBY (a(a,b), THEN I'M for 1)
W= f(×, y, z)=k = CONST. 1. As a function of n real variables ×, vz,) SURFACE LANEDS (z-h) 2. As a function of n real variables ×, vz,)	(1) (xy)+(a,b) - L (xy)+(a,b)
DADTOLL DE CHUNT 3. As a forestion of a single vector var. X=(m	# 570 St. If (x, y)-11<8 where ver O((x-1)2+(y-6)2 ()
The first DERIVATIVES Derivatives w/ Respect to the variables could be the first to the variables could be $f_{\infty}(X, u) = f_{-} = \partial f_{-} \partial f$	IS IF THE LIMIT AS A FUNCTION APPENDING A POINT ANT (4,6) ALONG TWO DIFFERENT PATHS IS NOT K THE SAME. THE LIMIT DOC NOT FORST ()
fy (x,y) = fy = Df = Df(x,y) = DZ VARIABLES	ØF(rig) IS CONTINUOUS AT (a,b) IF THE LIMIT OF (rig) AS (rig)→(A,b) EXISTS.
SECOND PARTIAL DEPLYATIVES CLAIP AUTSTHEME	COMPOSITE FUNCTIONS OF CONTINUOUS FUNCTIONS
$f_{XX} = \frac{b}{a} \left(\frac{\partial F}{\partial F} \right) = \frac{\partial^2 F}{\partial F^2} = \frac{\partial^2 F}{$	MRE CONTINUOUS, AS ARE SUMS AND PRODUCTS
fxy= 2 (2f) - 22f = 22 - 2 (22) ARE BOTH CANTINUOU	S 2= F(my) @ (xo, yo, 20) EVALUATED ATA POINT
" By (Dx) = Byox By (Bx) = fyx(a,b)	=====f+(x+,y+)(x-x+)+fy(x+,y+)(y-y+)
Fyx = & (df) = 22 = 22 = 2 (de) PARTIAL DIFF. EQ3	TOTAL DIFFERENTIAL (dy=f'(x)dx SINOLE)
fyy= 2 (2f)= 22f = 22 = 2 (2E) 2r2 + 2y = 0 etc	$dz = f_x(x,y)dx + f_y(x,y)dy = \frac{\partial z}{\partial x}dx + \frac{\partial z}{\partial y}dy$
oy ay oy ay oy ay be = a be Equation	For SMALL by, by Axedy, by edu
THE CHAIN RULE SMOLE VAPABLE y=f(w), x=g(4), is y= f(g(w))	OIF FX AND FY ARE CONTINUOUS AZ Edd
	(is change in height of surface (22) se chang in height of the danger plane (22)
CASE 1 $2=f(x,y)$, $x=g(t)$, $y=h(t)$ is $2=f(g(t),h(t))$	$\Delta z = f(a + \Delta x) b + \Delta u) - f(a +) THEOREM$
dt = 2 dt + 2 dt or w/2= f 2 = 2 dt + 2 dt some	$\Delta z = f_{x}(a,b) \Delta x + f_{y}(a,b) \Delta y + E_{1} \Delta x + E_{2} \Delta Y alman$
CASE 2 2= f(xiy), x=g(sit), y=h(sit; is z=f(g(sit), h(sit))	Erand Ez are functions of bx and by that
23 = 22 dx + 22 dy de = 22 dx + 22 dy THINDS MERATIO	Approach O as (Dx, Dy) -> (0,0) DEF.
OS OR OS DU OS OF OR DE DU DE DUBY DE THAT	DEPENDENCY DIAGRANIC (ARE A 2) You can sub
U is a function of E the J= 1,2, h \$1-3 (E PM)	ALL DE ALL THE
dei dry dei dry dei dry dei tor andris 1,2m	() () SS () () () () DE PENDAMENTAL
IMPLICIT DIFFERENTIATION You can divery solve for yors and diff.	Dox, by Howe No MEANING LIKE dx and dy Do.
A A A A A A A A A A A A A A A A A A A	THE GRADIENT VECTOR Z=f(x,y) toint Vf(x,y)= (2f(x,y), 2f(x,y))=(fx,fy)=(2f,2f)
F(x,y)=0 y=f(x), F(x,t(x))=0 F(x,y,z)=0 Z=1(x,y), F(x,y,t(x,y)=0)	DIFECTION FOUNTIES DEC TAL
TANGENT PLANE TO A LEVEL SURFACE OF & TO YOU NAME	Diff (su) = E (su) a + E (su) b SAME FOO
$F_{X}(x-x_{0}) + F_{Y}(y-y_{0}) + F_{Z}(Z-Z_{0}) = O \xrightarrow{Acc Structure} \nabla F \cdot \vec{F}(t) = 0$	Diff(x,y) = Vf(x,y) · i 3 VARIABLES
PREMAL LINE TO A LEVEL SUDANCE Fx Fy Fz (No. 40.20)	Diff mak occurs when Of 1sin the same Dir. as if
CASE 2= f(x,y,z)=f(x,y)=f(x,y)=z=0 LEVEL SURFACE #/ K=0	$DTF = \nabla f \cdot \vec{u} = \nabla F \vec{u} \cos \theta = \nabla F (\vec{u} = \cos \theta)$
MAXIMUM AND MISING UNA VALUE C 25 (100)	@ THE GRADIENT VECTOR POINTS IN THE DIRECTION OF STEEPEST ASCENT OR DESCENT (WASHERE)
fx(a,b)= 0 fx(a,b)=0 DE(a,b)= (a,b)= & NECESSARY BUT	THE GRADIENT VECTOR IS OR THOSE NAL TO THE
NOT SUFFICIENT TO GUARANTEE A MAX. OR MIN.	LEVEL CURVES OF A SURFACE
THEN APPLY THE 2ND DERIVATIVE TEST And for Ly foundary	NDEPENDENT VARIABLES NELE
D= [FNN fry] = Friting (E) 2. D70, FNN 70 LOCAL MIN.	TO FIND THE NORMAL (AND LATER TALGENT PLANE
fyx fyy thry thy DOO , fux <0 LOCAL MAX	TO A SURFACE, LET THAT SURFACE BE THE
IND ING ABSOLUTE MAX. AND MINS. FOR F ON A CLOSED BUNGEOSES	FUNCTION, THEN THE GRADIENT OF THE
. Find values of f at the critical points of f in D	HIGHER D FUNCTION IS I TO YOUR SUBGACE
. The largest value from 1, 2. Is the ABS. MAX, the southerts the ABS. MAX	2 1 to x2+y2+z=1 Lot W= x+y2+22-1
MAXIMIZING AND MINIMIZING' Set or a function of two	SO THE LEVEL SET WED
ariabus of the form B= f(xiy) and then Dothe Usual Routine	3-D SPHERE x2+42+22=1



Admin

	Old Schul Maches Staches Application Application Application Application Application Application Deterpoint General Deterpoint General Ge	Id at valid Rimber Arthurts: * Add a mature to a parts: * Add a mature of a parts: * Add a parts: * Add a mature of a parts: * Add a parts: * Add a mature of a parts: * Add a mature of a parts: * Add a mature of a parts: * Add	Bucher Bucher Doubler Bucher Doubler Bucher	,
1 1 1 1 1 1 1 1 1 1 1 1 1 1	Process Many Intere 110-Many (utu tao (utu t	hy neury with the partie halls returned by analyse / caller Manany leakes Levels of Representation //storpretiction light hord larger Alexandy Larger Mashine Language Mashine Language	prestructs advate BABCOCD BCCP re	





Content

- Main topics: Everything till (including) Lecture 16
 - Number representation (int & float)
 - C
 - CALL
 - RISC-V
 - SDS; Datapath & Control
 - Pipelining & Superscalar
 - Caches
- Plus general "Computer Architecture" knowledge



Quiz on TLB

Piazza: "Video Lecture 22 VM"

- TLB Reach: Size of largest virtual address space that can be simultaneously mapped by TLB
- If we increase the page size, say, from 4KB to 16KB, can we increase the TLB reach?

A. Yes, of course

B. No, TLB reach is fixed given a processor and memory space

Outline

- MRU is LRU
- LLC is not monolithic
- Use a crystal ball to help cache
- No, do not cache us
- Yes, you can control the cache

MRU is LRU

Cache Inclusion

• Multilevel caches



Intel Ivy Bridge Cache Architecture (Core i5-3470)

If all blocks in the higher level cache are also present in the lower level cache, then the lower level cache is said to be **inclusive** of the higher level cache.

Inclusive



Exclusive



Non-inclusive



Real-world CPUs

- Intel Processors
 - Sandy bridge, inclusive
 - Haswell, inclusive
 - Skylake-S, inclusive
 - Skylake-X, non-inclusive
- ARM Processors
 - ARMv7, non-inclusive
 - ARMv8, non-inclusive

Inclusive, or not?

- Inclusive cache eases coherence
 - Updating a cache block in L1 entails an update in inclusive LLC.
 - A non-inclusive LLC, say L2 cache, which needs to evict a block, **must** ask L1 cache if it has the block, because such information is not present in LLC.
- Non-inclusive cache yields higher performance though, why?
 - No back invalidation
 - More data can be cached

'Sneaky' LRU for Inclusive Cache



As a result, MRU block that should be retained might be evicted, which causes performance penalty.

What if LLC is non-inclusive?

Should you be interested, you can click <u>https://doi.org/10.1109/MICRO.2010.52</u> to read the related research paper for details.

LLC is not monolithic

LLC is not monolithic



Previously, it's considered that, to CPU cores, LLC is monolithic. No matter where a cache block in the LLC, a core would load it into private L2 and L1 cache with **the same** time cost.

LLC is fine-grained



From the paper https://doi.org/10.1145/3302424.3303977

Slice-aware memory management

- The idea seems simple
 - Put your data closer to your program (core)
- But it not *EASY* to do so
 - Cache management is undocumented, not to mention even fine-grained slices
 - Researchers did a lot of efforts
 - Click <u>https://doi.org/10.1145/3302424.3303977</u> for details
 - They managed to improve the average performance by 12.2% for GET operations of a key-value store.
 - 12.2% is a lot, if you consider the huge transactions every day for Taobao and JD

Use a crystal ball to help cache

Prefetch

Outline of Prefetching

- Why prefetch? Why could/does it work?
- The four questions
 - What (to prefetch), when, where, how
- Software prefetching
- Hardware prefetching

Prefetching

- Idea: Fetch the data before it is needed (i.e., *pre*-fetch) by the program
- Why?
 - Memory latency is high. If we can prefetch accurately and early enough, we can reduce/eliminate that latency.
 - Can eliminate compulsory cache misses
 - Can it eliminate all cache misses? Capacity, conflict?
- Involves predicting which address will be needed in the future
 - Works if programs have predictable miss address patterns

Prefetching and Correctness

• Does a misprediction in prefetching affect correctness?

- No, prefetched data at a "mispredicted" address is simply not used
- There is no need for state recovery
 - In contrast to branch misprediction or value misprediction

Basics

- In modern systems, prefetching is usually done in cache block granularity
- Prefetching is a technique that can reduce both
 - Miss rate
 - Miss latency
- Prefetching can be done by
 - hardware
 - compiler
 - programmer

How a HW Prefetcher Fits in the Memory System



Prefetching: The Four Questions

- What
 - What addresses to prefetch
- When
 - When to initiate a prefetch request
- Where
 - Where to place the prefetched data
- How

- Software, hardware, execution-based, cooperative

Challenges in Prefetching: What

- What addresses to prefetch
 - Prefetching useless data wastes resources
 - Memory bandwidth
 - Cache or prefetch buffer space
 - Energy consumption
 - These could all be utilized by demand requests or more accurate prefetch requests
 - Accurate prediction of addresses to prefetch is important
 - Prefetch accuracy = used prefetches / sent prefetches
- How do we know what to prefetch
 - Predict based on past access patterns
 - Use the compiler's knowledge of data structures
- Prefetching algorithm determines what to prefetch

Challenges in Prefetching: When

- When to initiate a prefetch request
 - Prefetching too early
 - Prefetched data might not be used before it is evicted from storage
 - Prefetching too late
 - Might not hide the whole memory latency
- When a data item is prefetched affects the timeliness of the prefetcher
- Prefetcher can be made more timely by
 - Making it more aggressive: try to stay far ahead of the processor's access stream (hardware)
 - Moving the prefetch instructions earlier in the code (software)

Challenges in Prefetching: Where (I)

- Where to place the prefetched data
 - In cache
 - + Simple design, no need for separate buffers
 - -- Can evict useful demand data \rightarrow cache pollution
 - In a separate prefetch buffer
 - + Demand data protected from prefetches \rightarrow no cache pollution
 - -- More complex memory system design
 - Where to place the prefetch buffer
 - When to access the prefetch buffer (parallel vs. serial with cache)
 - When to move the data from the prefetch buffer to cache
 - How to size the prefetch buffer
 - Keeping the prefetch buffer coherent
- Many modern systems place prefetched data into the cache
 - Intel Pentium 4, Core2's, AMD systems, IBM POWER4,5,6, ...

Challenges in Prefetching: Where (II)

- Which level of cache to prefetch into?
 - Memory to L2, memory to L1. Advantages/disadvantages?
 - L2 to L1? (a separate prefetcher between levels)
- Where to place the prefetched data in the cache?
 - Do we treat prefetched blocks the same as demand-fetched blocks?
 - Prefetched blocks are not known to be needed
 - With LRU, a demand block is placed into the MRU position
- Do we skew the replacement policy such that it favors the demand-fetched blocks?
 - E.g., place all prefetches into the LRU position in a way?

Challenges in Prefetching: Where (III)

- Where to place the hardware prefetcher in the memory hierarchy?
 - In other words, what access patterns does the prefetcher see?
 - L1 hits and misses
 - L1 misses only
 - L2 misses only
- Seeing a more complete access pattern:
 - + Potentially better accuracy and coverage in prefetching
 - -- Prefetcher needs to examine more requests (bandwidth intensive, more ports into the prefetcher?)

Challenges in Prefetching: How

- Software prefetching
 - ISA provides prefetch instructions
 - Programmer or compiler inserts prefetch instructions (effort)
 - Usually works well only for "regular access patterns"
- Hardware prefetching
 - Hardware monitors processor accesses
 - Memorizes or finds patterns/strides
 - Generates prefetch addresses automatically
- Execution-based prefetchers
 - A "thread" is executed to prefetch data for the main program
 - Can be generated by either software/programmer or hardware

Software Prefetching (I)

• Idea: Compiler/programmer places prefetch instructions into appropriate places in code

 Mowry et al., "Design and Evaluation of a Compiler Algorithm for Prefetching," ASPLOS 1992.

- Prefetch instructions prefetch data into caches
- Compiler or programmer can insert such instructions into the program

x86 PREFETCH Instruction

PREFETCHh—Prefetch Data Into Caches

Opcode	Instruction	64-Bit Mode	Compat/ Leg Mode	Description
0F 18/1	PREFETCHT0 m8	Valid	Valid	Move data from <i>m8</i> closer to the processor using T0 hint.
0F 18 /2	PREFETCHT1 m8	Valid	Valid	Move data from <i>m8</i> closer to the processor using T1 hint.
0F 18/3	PREFETCHT2 m8	Valid	Valid	Move data from <i>m8</i> closer to the processor using T2 hint.
0F 18 /0	PREFETCHNTA m8	Valid	Valid	Move data from <i>m8</i> closer to the processor using NTA hint.

Description

Fetches the line of data from memory that contains the byte specified with the source operand to a location in the cache hierarchy specified by a locality hint:

- T0 (temporal data)—prefetch data into all levels of the cache hierarchy.
 - Pentium III processor—1st- or 2nd-level cache.
 - Pentium 4 and Intel Xeon processors—2nd-level cache.
- T1 (temporal data with respect to first level cache)—prefetch data into level 2 cache and higher.
 - Pentium III processor—2nd-level cache.
 - Pentium 4 and Intel Xeon processors-2nd-level cache.
- T2 (temporal data with respect to second level cache)—prefetch data into level 2 cache and higher.
 - Pentium III processor—2nd-level cache.
 - Pentium 4 and Intel Xeon processors-2nd-level cache.

NTA (non-temporal data with respect to all cache levels)—prefetch data into nontemporal cache structure and into a location close to the processor, minimizing cache pollution.

- Pentium III processor—1st-level cache
- Pentium 4 and Intel Xeon processors—2nd-level cache

microarchitecture dependent specification

different instructions for different cache levels

Software Prefetching (II)



- Can work for very regular array-based access patterns. Issues:
 - -- Prefetch instructions take up processing/execution bandwidth
 - How early to prefetch? Determining this is difficult
 - -- Prefetch distance depends on hardware implementation (memory latency, cache size, time between loop iterations) → portability?
 - -- Going too far back in code reduces accuracy (branches in between)
 - Need "special" prefetch instructions in ISA?
 - Alpha load into register 31 treated as prefetch (r31==0)
 - PowerPC dcbt (data cache block touch) instruction
 - -- Not easy to do for pointer-based data structures

Software Prefetching (III)

- Where should a compiler insert prefetches?
 - Prefetch for every load access?
 - Too bandwidth intensive (both memory and execution bandwidth)
 - Profile the code and determine loads that are likely to miss
 - What if profile input set is not representative?
 - How far ahead before the miss should the prefetch be inserted?
 - Profile and determine probability of use for various prefetch distances from the miss
 - What if profile input set is not representative?
 - Usually need to insert a prefetch far in advance to cover 100s of cycles of main memory latency → reduced accuracy

Hardware Prefetching (I)

- Idea: Specialized hardware observes load/store access patterns and prefetches data based on past access behavior
- Tradeoffs:
 - + Can be tuned to system implementation
 - + Does not waste instruction execution bandwidth
 - -- More hardware complexity to detect patterns
 - Software can be more efficient in some cases

Next-Line Prefetchers

- Simplest form of hardware prefetching: always prefetch next N cache lines after a demand access (or a demand miss)
 - Next-line prefetcher (or next sequential prefetcher)
 - Tradeoffs:
 - + Simple to implement. No need for sophisticated pattern detection
 - + Works well for sequential/streaming access patterns (instructions?)
 - -- Can waste bandwidth with irregular patterns
 - -- And, even regular patterns:
 - What if the program is traversing memory from higher to lower addresses?
 - Also prefetch "previous" N cache lines?

Stride Prefetchers

- Two kinds
 - Instruction program counter (PC) based
 - Cache block address based
- Instruction based:
 - Baer and Chen, "An effective on-chip preloading scheme to reduce data access penalty," SC 1991.
 - Idea:
 - Record the distance between the memory addresses referenced by a load instruction (i.e. stride of the load) as well as the last address referenced by the load
 - Next time the same load instruction is fetched, prefetch last address + stride

Cache-Block Address Based Stride Prefetching



- Can detect
 - A, A+N, A+2N, A+3N, ...
 - Stream buffers are a special case of cache block address based stride prefetching where N = 1

Stream Buffers (Jouppi, ISCA 1990)

- Each stream buffer holds one stream of sequentially prefetched cache lines
- On a load miss check the head of all stream buffers for an address match
 - if hit, pop the entry from FIFO, update the cache with data
 - if not, allocate a new stream buffer to the new miss address (may have to recycle a stream buffer following LRU policy)
- Stream buffer FIFOs are continuously toppedoff with subsequent cache lines whenever there is room and the bus is not busy

Jouppi, "Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers," ISCA 1990.



No, do not cache us

Why do we use cache?

- The data to be used will be reused soon
- But there is some data for which caching is not that useful
 - So-called *streaming* data
 - e.g., larger matrices filled but used much later
- Caching such data pollutes the cache

Non-temporal load & store

- Intel
 - MOVNTDQA: Load Double Quadword Non-Temporal Aligned Hint
 - MOVNTDQ: Store Double Quadword Using Non-Temporal Hint
- ARMv8
 - LDNP
 - STNP

Note that, such instructions only give a **hint** to the memory system that caching is not useful for this data

When you can use them?

- The data is unlikely to be used soon
- The data is large
- Examples
 - Logs (journals)
 - In file systems and databases, logs are used for recovery/retrieval

Yes, you can control the cache

Scratchpad Memory

Scratchpad Memory

- Strictly speaking, scratchpad memory (SPM) is not cache
 - Widely used in embedded systems
 - On-chip SRAM, like cache, close to ALU
 - <u>Software controlled</u>: software decides what data sections to be placed in SPM
 - By the programmer or the compiler before running
 - Memory-mapped to a predefined address range

Why SPM?

- To control the execution time
 - More predictable than hardware-controlled cache
 - Especially for WCET (worst-case execution time)
- With reduced area and energy consumptions
 More space- and energy-efficient

Conclusion

- There are many interesting facts of CPU cache
- To make the best of cache can boost your program's performance!



Quiz for prefetch accuracy

Piazza: "Video Lecture 23 Advanced Cache"

- What is the hardware prefetch accuracy if access stride = 1 and N = 2?
 - A. 0%
 - B. 25%
 - C. 50%
 - D. 75%
 - E. 100%