# CS 110 Computer Architecture Lecture 24: *Review for Midterm*

Instructors: Sören Schwertfeger & Chundong Wang

https://robotics.shanghaitech.edu.cn/courses/ca/20s/

School of Information Science and Technology SIST

ShanghaiTech University

Slides based on UC Berkley's CS61C

## Project 4

- Program on a RISC-V CPU!
- Sipeed Longan Nano Development Board with
  - RISC-V 32bit CPU!
  - Comes with a Screen!



# 32 bit RISC-V CPU



• Gigadevince GD32VF103CBT6

GD32VF103 "Bumblebee Core"

- ISA: RV32IMAC
  - Integer; Multiplication & Division; Atomic Operations; Compressed (16bit) instructions
  - Single-cycle hardware multiplier and Multi-cycles hardware divider
- 108MHz
- 128kb Flash
- 32kb SRAM
- Cache?
  - No Cache needed: 0 wait states for Flash and SRAM! (CPU speed is low while using modern memory)
- Supports misaligned memory access operations (Load/Store)
- Virtual Memory?
  - No Virtual Memory everything (Flash, SRAM, devices) is mapped to the 32bit address space.

- DMA?
  - Yes!
  - peripheral to memory, memory to peripheral, memory to memory DMA modes
- Interrupts?
  - Yes!
  - Supports the RISC-V architecturally defined software, timer and external interrupts.
  - Dozens of external interrupt sources
  - Programmable 16 interrupt levels and priorities
- Power Saving Modes?
  - Yes!
  - Sleep (core clock off interrupts run)
  - Deep-Sleep (most interrupts off)
  - Standby (SRAM and registers are lost save state to flash! Few interrupts available)
- Pipelining?
  - 2-stage pipeline!
- Simple dynamic branch predictor
- Instruction fetch unit (IFU) can prefetch the following two instructions to mask the instruction memory access latency
- Support Machine Mode and User Mode



# Memory Map

		0x4000 5800 - 0x4000 5BFF	I2C1
		0x4000 5400 - 0x4000 57FF	I2C0
		0x4000 5000 - 0x4000 53FF	UART4
		0x4000 4C00 - 0x4000 4FFF	UART3
		0x4000 4800 - 0x4000 4BFF	USART2
		0x4000 4400 - 0x4000 47FF	USART1
		0x4000 4000 - 0x4000 43FF	Reserved
		0x4000 3C00 - 0x4000 3FFF	SPI2/I2S2
		0x4000 3800 - 0x4000 3BFF	SPI1/I2S1
		0x4000 3400 - 0x4000 37FF	Reserved
		0x4000 3000 - 0x4000 33FF	FWDGT
		0x4000 2C00 - 0x4000 2FFF	WWDGT
		0x4000 2800 - 0x4000 2BFF	RTC
		0x4000 2400 - 0x4000 27FF	Reserved
		0x4000 2000 - 0x4000 23FF	Reserved
		0x4000 1C00 - 0x4000 1FFF	Reserved
		0x4000 1800 - 0x4000 1BFF	Reserved
		0x4000 1400 - 0x4000 17FF	TIMER6
		0x4000 1000 - 0x4000 13FF	TIMER5
		0x4000 0C00 - 0x4000 0FFF	TIMER4
		0x4000 0800 - 0x4000 0BFF	TIMER3
		0x4000 0400 - 0x4000 07FF	TIMER2
		0x4000 0000 - 0x4000 03FF	TIMER1
		0x2007 0000 - 0x3FFF FFFF	Reserved
		0x2006 0000 - 0x2006 FFFF	Reserved
		0x2003 0000 - 0x2005 FFFF	Reserved
SRAM	AHB	0x2002 0000 - 0x2002 FFFF	Reserved
SRAW		0x2001 C000 - 0x2001 FEFE	Reserved
		0x2001 8000 - 0x2001 BEEE	Reserved
		0x2000 5000 - 0x2001 7EE	SRAM
		0x2000 0000 - 0x2000 4FFF	Deserved
		0x1FFF F810 - 0x1FFF FFFF	Reserved
		0x1FFF F800 - 0x1FFF F80F	Option Bytes
		0x1FFF B000 - 0x1FFF F7FF	Boot loader
		0x1FFF 7A10 - 0x1FFF AFFF	Reserved
		0x1FFF 7800 - 0x1FFF 7A0F	Reserved
		0x1FFF 0000 - 0x1FFF 77FF	Reserved
		0x1FFE C010 - 0x1FFE FFFF	Reserved
Code	AHB	0x1FFE C000 - 0x1FFE C00F	Reserved
		0x1001 0000 - 0x1FFE BFFF	Reserved
		0x1000 0000 - 0x1000 FFFF	Reserved
		0x083C 0000 - 0x0FFF FFFF	Reserved
		0x0802 0000 - 0x083B FFFF	Reserved
		0x0800 0000 - 0x0801 FFFF	Main Flash
		0x0030 0000 - 0x07FF FFFF	Reserved
		0x0010 0000 - 0x002F FFFF	Aligonal to Main
		0x0002 0000 - 0x000F FFFF	Flash or Root loader
		0x0000 0000 - 0x0001 FFFF	Fidali of Boot loader

Pre-defined	Bus	Address	Poriphorals	
Regions		Autess	Felipherals	
External		0×4000 0000 - 0×4000 0EEE	EXMC - SWPEG	
device			EXIVIC - SWREG	
External RAM	AHB	0x9000 0000 - 0x9FFF FFFF	Reserved	
		0x7000 0000 - 0x8FFF FFFF	Reserved	
			EXMC -	
		0x6000 0000 - 0x6FFF FFFF	NOR/PSRAM/SRA	
			М	
	АНВ	0x5000 0000 - 0x5003 FFFF	USBFS	
D		0x4008 0000 - 0x4FFF FFFF	Reserved	
Peripheral		0x4002 3C00 - 0x4002 3FFF	Reserved	
		0x4002 3800 - 0x4002 3BFF	Reserved	
		0x4002 3400 - 0x4002 37FF	Reserved	
		0x4002 3000 - 0x4002 33FF	CRC	
		0x4001 3C00 - 0x4001 3FFF	Keserved	
	APB2	0x4001 3800 - 0x4001 3BFF	USART0	
		0x4001 3400 - 0x4001 37FF	Reserved	
		0x4001 3000 - 0x4001 33FF	SPIO	
		0x4001 2C00 - 0x4001 2FFF	TIMER0	
		0x4001 2800 - 0x4001 2BFF	ADC1	
		0x4001 2400 - 0x4001 27FF	ADCO	
		0x4001 2000 - 0x4001 23FF	Reserved	
		0x4001 1C00 - 0x4001 1FFF	Reserved	
		0x4001 1800 - 0x4001 1BFF	GPIOE	
		0x4001 1400 - 0x4001 17FF	GPIOD	
		0x4001 1000 - 0x4001 13FF	GPIOC	
		0x4001 0C00 - 0x4001 0FFF	GPIOB	
		0x4001 0800 - 0x4001 0BEE	GPIOA	
		0x4001 0400 - 0x4001 07FF	EXTI	
		0x4001 0000 - 0x4001 03FF	AFIO	
		0x4000 7C00 - 0x4000 7EFE	Reserved	
		0x4000 7800 - 0x4000 78FF	Reserved	
		0x4000 7400 - 0x4000 77FF		
		0x4000 7000 - 0x4000 73EE	PMU	
		0×4000 6C00 - 0×4000 6EEE	BKP	
		0x4000 6800 - 0x4000 6FFF	CANI	
		0x4000 6400 0x4000 60FF	CAND	
		0,4000 0400 - 0,4000 07FF		
		0x4000 6000 - 0x4000 63FF	SRAM 512 bytes	
		0×4000 5000 - 0×4000 5555	USB device FS	
		0X4000 3000 - 0X4000 3FFF	registers	

#### 2.3.1. Flash memory architecture

The flash memory consists of up to 128 KB main flash organized into 128 pages with 1 KB capacity per page and a 18 KB Information Block for the Boot Loader. The main flash memory contains a total of up to 128 pages which can be erased individually. The <u>Table 2-1. Base</u> <u>address and size for flash memory</u> shows the details of flash organization.

Block	Name	Address Range	size (bytes)
	Page 0	0x0800 0000 - 0x0800 03FF	1KB
	Page 1	0x0800 0400 - 0x0800 07FF	1KB
	Page 2	0x0800 0800 - 0x0800 0BFF	1KB
Main Flash Block			
	Page 127	0x0801 FC00 - 0x0801 FFFF	1KB
Information Block	Boot loader area	0x1FFF B000- 0x1FFF F7FF	18KB
Option bytes Block	Option bytes	0x1FFF F800 - 0x1FFF F80F	16B

Table 2-1. Base address and size for flash memory

#### 40 35 35 32.3 30 All peripherals enabled (Pap-H<sub>DDA</sub> (mA) 23.5 25 All peripherals disabled 20 16.6 20.05 18.9 13.1 15 9.8 13.4 10 7.6 5.3 9.9

#### Figure 4-2. Typical supply current consumption in Run mode

8.1 5 1.8 6.5 5.3 1.3 4.1 1.3 0 2 16 24 36 72 96 108 8 48 4 System clock (MHz)

• V<sub>dd</sub> = 3.3V => 35mA @108MHz => 0.12W

## **Cool Projects**



# Project 4

- Program in C <u>and</u> RISC-V on the Logan Nano
- Implement Pong Game
   OR some better game if your want
- Call C functions from RISC-V!
  - Good we do NOT need to program everything by hand on hardware – use provided C library!
- Lab 11: get familiar with the Logan Nano
- Lab 14 in week 18 ("2<sup>nd</sup> final week"): Demo and checkup of Project 4

#### We provide each project group with:

- 1 x Sipeed Logan Nano with screen and housing RMB 34.8 <u>https://item.taobao.com/item.htm?id=601743142093</u>
- 2 x push buttons <a href="https://detail.tmall.com/item.htm?id=554574318222">https://detail.tmall.com/item.htm?id=554574318222</a>



- You are free to buy your own hardware (e.g. your own Logan Nano, buttons, potentiometers, speaker!?) for Project 4...
- Code still goes to gitlab!

# Links:

- <a href="https://longan.sipeed.com/en/">https://longan.sipeed.com/en/</a>
- <u>https://www.gigadevice.com/microcontroller/gd32vf103cbt6/</u>
- <a href="https://github.com/nucleisys/Bumblebee\_Core\_Doc">https://github.com/nucleisys/Bumblebee\_Core\_Doc</a>
- <u>https://docs.platformio.org/en/latest/platforms/gd32v.html</u>
- Lab 11: <a href="https://robotics.shanghaitech.edu.cn/courses/ca/20s/labs/11/">https://robotics.shanghaitech.edu.cn/courses/ca/20s/labs/11/</a>

# Midterm

- Date: Tuesday, May. 26
- Time: 10:15- 12:15 (normal lecture slot++)
  - Be there latest 10:00 we start 10:15 sharp!
- Venue: 4 rooms <u>check on egate which room you are</u>!:
  - SPST1-503
     SPST1-201
     SPST1-501
     SIST1A-106
- Closed book:
  - You can bring <u>two</u> A4 pages with notes (both sides; in <u>English</u>): Write your Chinese and Pinyin name on the top! <u>Handwritten</u> by you!
    - Final: you can bring three A4 pages
  - You will be provided with the RISC-V "green sheet"
  - No other material allowed!

# Midterm I

=>

- Wear your Corona mask!
- Switch cell phones off! (not silent mode – off!)
  – Put them in your bags.



- Bags under the table. Nothing except paper, pen, 1 drink, 1 snack, your student ID card on the table!
- No other electronic devices are allowed!
   No ear plugs, music, smartwatch...
- Anybody touching any electronic device will FAIL the course!
- Anybody found cheating (copy your neighbors answers, additional material, ...) will FAIL the course!









FUNCTIONS OF SEVERAL VARIABLES Z= f(x,y) w= f(x,y)	(2) DOMAINS: Allowed (X,4), (X,4,2) RANGES: 25,000
LEVEL CURVES OND FUNCTION OF D VADIABLES	6-8 DEFINITION OF CONTINUITY
2: P(x,y)=K s CANCT 2-CA	LET I BE A FUNCTION OF 2 VARIABLES DEFINED
CONTOUR MAPS (2-0) 00	ONA DISK WI CENTER (416), EXCEPT POSSIBY
LIE C(X, H, Z)=L = CONTENT	(a) (a(a,b), THEN I'm f(x,y)=1
Supering of the CONST. I. As a function of n real variables X1.X2	The is an and the an anter is a consecond like
SUKPACE LATERS (3-D) 3. As a function of a single vector var.	- 3m) IT POR EVERY WE TO, THERE IS A CONDUCTION
PARTIAL DERIVATIVE C DERIVATIVES W/ Despect to me und	HALL THE THE WHIT AS A SHUTTAN LOD PARTY OF THE A COUNT
Z= F(x, u) NOTATIONS While holding the other variables (a)	MART (- L) A JONG THE DIFFERENT PATHS IS NOT
fx (X, 4) = f = of (x, 4) = OF SAME HOLDS FOR FUNCT	AK THE SAME, THE HMIT DIE NOT EAST ()
OX OX OX OF MORE THAN TWO	BEAND IS CANTON BUE AT (AL) OF THE UNIT
+y(x,y)= ty= at = df(xy)= d2 VARIABLES	TINING IS CONTINUOUS AT (016) IF THE THIN
of ay ay	ar chigi his chigi schior mistor
SECOND PARTIAL DEPLIVATIVES CLAIRAUTSTHED	2FN COMPOSITE FUNCTIONS OF CONTINUOUS FUNCTIONS
fxx = & (DE) = 22 = 22 = 2 (22) IF fxy AND fux	MRE CONTINUOUS, AS ARE SUMS AND PRODUCTS
OX OK / OXZ OZZ OX OK / APE BOTH (ANTHIN	EQUATIONS OF TANGENT PLANES TO SURFACES
fxy= 2 (2f)= 2= = 2 = 2 (22) ( (22)	2=f(my) @ (xo, yo, Bo) EVALUATED AT A POINT
Og ( Ox ) ogox ogox og ( Ox ) Thy (410)= tyx(a, 1	1) Z-Zo=fx(xo,yo)(x-xo) + fy(xo,yo)(y-yo)
Tyx = a (at) = b2 = b2 = a (az) PARTIAL DIFF. EC	IS TOTAL DIFFERENTIAL (dy=f'(x)dx SINOLE)
ON ( Oy ) Dray andy ON ( Dy ) LAPLACE SEQUATION	dz=fu(vu)dv, C (un)du, dz dv, dz du
fun & (df) = 22 = 22 = 2 (de) 000 + 200 = 0 etc.	and the standing the standing and the standing and
J dy dy ) dy2 dy2 dy dy by szy = a2 224 Equat	INCREMENTS bx, by, bz DIFFERENTIALS, dx, dy, da
THE CHAIN PHILE COMPANY CHAPTER DEC	of or SMALL bx, by bx=dx, by=dy
THE COUNTY RULE SHOLE VANABLE GETCHI, X=9(4), 18 y= f(9)	DI OIF FX AND FY ARE CONTINUOUS AZEDZ
9 (+)= f (9(+)) - 9 (+) 2 = 2 2	(is change in height of surface (22) > chang in height
CASE ( Z=f(x,u), x=a(t) u=b(t) in Z=f(a(t) b(t))	of the tangent plane (dz)
dz dz dz dz du c dz dc d dz du dz	AZ= f(a+Axy b+Ay) - f(a,b) THEOREM
at a at a at a at or w/2=+ of = of at + of at PM	AL DE = fx (a, b) Dx + fy (q, b) Dy + 8, Dx + 82 DY where.
CASE 2 REF(X,H) XHA(E,K) HENRY 12 R FLAN	E, and Ez ano functions of bx and by that
22 22 22 22 22 22 22 22 22 22 22 22 22	17 Approach O as (bx, by) -> (0,0) NEE.
US = DE DE + DE DE   DE = DE DE + DE DU CANCEL EVEN FO	## => f is DIFFERENTIABLE @ (9,b) for z= f(x,y)
(HAIN PULLE : GENERAL LERCIAN) HE EN	DEPENDENCY DIAGRAMS CARE A 2 You can SUD
U is a function of time to UP 1.2 h is 1.2	1 121 2 13 2 DERIVATIVES
DU = DU DA , AND A , AND A DA , NO DO = NO	X Y DE X DE DU B SH FOR ALL THE
dti Dr. Oti Dia dti dxn dti tor wall is 1,2	() () () SS () () () () () () () () () () () () ()
IMPLICIT DIFFERENTIATION You can dimays solve for yor and di	E DAX , by How No MEANDIG LIKE dx and dy Do.
du - or - Er on w - Er w dF	THE GOLDIENT NECTOD ATEC IN ATA
dx of Fy (x )	I'THE OKA DIENT YELTOR ETTING POINT
by more by of	$\mathcal{F} = \{ (x_1 y_1) = ( (x_1 y_1) (x_1 y_1) = (x_1 y_1) = (x_1 y_1) = (x_1 y_1) \}$
F(x,y)=0 y=for), F(x,fix)=0 F(x,y,z)=0 Z=f(x,y), F(x,y,z)=0	
TANGENT PLANE TO A LEVEL SUPEACE DELTER Y	DIRECTIONAL DERIVATIVES DUF, u=(a,b)
Fy (x-xa) + Fy (u-ua) + F (2-2)=0 ALLEYANAME TO TO ALLEYANA	Dut(xiy)= fx(xiy) a + ty(xiy) b SAME FOR
1.3 3" + + 2 (8-20+ 0 at (my - 20) V+ + (+)=0	Diff(x,y) = VF(x,y) · il B VARIABLES
NORMALLINE TO ALEVEL SUPPACE = 9-90 2-20 ALL 10	Date and attend the Rf to be the state Die as it
SPECIAL 2= F(x, u) F(x, u, 2) = F(x, u) = 2 = A LEVEL SUPERIE W/ VE	The state of the s
CASE OLD DEPINITION	DIF = VI-U = [AFIIN(cose = 1041 (MIDT-000)
THEN Far -1, YT= (tx, ty, -1) and IS GIVEN BY 8-20=tx (1-30)+ty (y-yo	O THE GRADIENT VECTOR POINTS IN THE DIRECTION
MAXIMUM AND MINIMUM VALUES Z= f(xiy)	OF STEEPEST ASCENT OR DESCENT (WASHERACE)
fx(a,b)= 0 fy(a,b)=0 Pf(a,b)= (0,0)= 0 NECESSARY BUT	THE GRADIENT VECTOR IS OR THOGONAL TO THE
NOT SUFFICIENT TO GUARANTEE A MAX. OR MIN.	LEVEL CURVES OF A SURFACE
) Bot the fy=0 Solve For Oritical Dis. (Atways check (0,0) the origin	10 OF HAS AS MANY COMPONENTS AS F HAS
THEN APPLY THE 2ND DERIVATIVE TEST AND fix, fuy, fryst	INDEPENDENT VARIABLES. Nº (Frify, -1) (10/4)
h= fax fay - c r 12. D70, fax 70 LOCAL MIN.	TO FIND THE NORMAL (AND LATER TALGENT PLANE
Fyx fuy = tractyy - (txy) . D>0, Fux <0 LOCAL MAX	TO A SURFACE, LET THAT SURFACE BE THE
	ICVEL DET DE COLE UISUER DUUE SCIENTEL
· D CO SADOLEPT. D=0 WE KNO	LEVEL SET OF SOME PLOYNER DIMENSION A
ND ING ASSOLUTE MAX, AND MINS, FOR F OLA CASED BASE	FUNCTION THEN THE GRADIENT OF THE
• D <o d="0" knd<br="" pt.="" sadole="" we="">FIND ING ABSOLUTE MAX. AND MINS. FOR F ONA CLOSED, BURGLOSSI I. Find values of f at the critical points of f in D</o>	FUNCTION. THEN THE GRADIENT OF THE HUMBER D FUNCTION IS I TO YOUR SLOGANE
• D<0 SADDLEPT. D=0 of the test IND ING ABSOLUTE MAX. AND MINS. FOR FOUND CONFIDENCESS . Find Yoburs of f at the critical points of f in D . Find the contrame values of f on the Boundary of D	FUNCTION. THEN THE GRADIENT OF THE HIGHER D FUNCTION IS L TO YOURSUGATE 64 23 - 23 - 23 - 23 - 23 - 23 - 23 - 23
- b CO SAPOLET. Do de LON FINDING ABSOLUTE MAX. AND MINS. FOR FURAL CONTINUE . Find values of f at the critical points of f in D . Find values of f at the critical points of f in D . Find value from J. 2. rs the ABS. MAY, the same start schuligs.	FUNCTION, THEN THE GRADEENT OF THE HIGHER D FUNCTION IS I TO YOUR SLOPPIC Y I to x <sup>2</sup> y y <sup>2</sup> t z <sup>2</sup> = 1 Let W = x <sup>4</sup> y <sup>2</sup> t z <sup>2</sup> - 1 L x <sup>4</sup> an z <sup>4</sup> t y <sup>2</sup> t z <sup>4</sup> t C HE LEVEL SET W=0
b CO SADDLEFT. DE OU BLAND FINDING ABSOLUTE MAX. AND MINS. FOR OUR COMBINISON Find values of F at the critical paths of 6 in D Find values of F at the critical paths of 6 in D Find values of F at the critical paths of 6 in D Find values of a state of the Boundary of D The largest values for 3, 2, 15 the ABS. Why, the same to the state MAXIMIZING AND MINIMIZING Set as a fonction of two	FINIC SEL TO SOME FIGHER LIMINUM THE FUNCTION, THEN THE GRADERT OF THE HOMBER D FUNCTION IS L TO YOUR SUBPLY 7 AND NOT 19 L TO YOUR SUBPLY 7 AND 19 THE LEVEL SET WOO 19 50 WIN (2013), 2015 A NORMALY VECTOR FOTHER
►) CO SAPOLET. Do ON THE MAX. AND MINS. FOR F ON A CARD, MAN THE MAX. AND MINS. FOR F ON A CARD, MAN THE MAX. AND MINS. FOR F ON A CARD, MAX AND MINS. FOR F ON A CARD, MAX AND MINS. FOR F ON A CARD, MAX AND MAXIMUM CARD. SAPARATE AND A MAXIMA A MAXIMUM CARD. SAPARATE AND A MAXIMUM CARD. SAPARATE AND A	$\begin{array}{c} Level for a solute frame product product of the examples of the second of the second of the examples of the examples of the production is 1 to the second of the product of the product of the level of the product of the pro$



Old School Mashre Structures When Congress starts - Constable out is loaded at many by OS counts article - OS set to phote the builts set. - Constant Upong lastedlam - and the later search - Charten Cherry - Bartiel - The it means Six Fundamental Steps on Calley a Function "Put powerties in a place where has rise can access Voclid Rumter Arothmetic Varilly pointer destances - Add as advert for a pointer - Schloot 2 partors (in the same army, - Corpore two partos ( C.C.,...) - Corpore two partos to doll 20 Add - Add two pates /miting Application Konglery Operating Abea her System Sufferen them . Trouster catal to functa . Trouster catal to functa Idenducia Processor Menny Wagter Architetine - There will your proceedure neurod 3 Acquer clacal storage . int amin (dist cone char \* cone vil) - cone continue the mumber of allings - the contained for Paterpath & Cartol 依然後:从上至下保收速高。 (1) 数理 经分为例 (、太贤 四·b 走った (、太贤 四·b たった Sunction descel turk of the hearten Digital Reage any a a pointer to an array intervery transforst the anyuments as strongs J. Put result where an a 2.5~ 负号 建制美型铁板 place where culling code (an access of and restige New School Machine Stritukes Pargram's addres space ( Menny Address Pamillel Requests Pamillel Annals Thread + 角摘 any nyinta, you used b. Return cated to part of origin, since a shorther can be called from second parts 十月東北 , Stat fill me stack 一天人 Parallel Porta ホーた · · - - · Idenducie descorptines 6 Great I deas in Computer Architecture -指征取反 henp or a program. 1. Abstraction Spect State data " Langers of Representation /Interpretation \$ of Sand againent register of 偷雨 建新井 5++ 2. More's Law 1-1メル Decymag though trends 3. Phinciple of Locality alb Roth Code Sared retin address onome her · Memory Hierarchy Steek : local same thes more turctions. Sand sured regotes 4. Parolleliam 4. 1grow demenord だった Local corrays and Sharting t. Per formance Measurement Herep: space requested for dynamic 5. 122 たった and Improvement data wa mather, tunes \$UP 6. Depundability via Reducidana 1700 6. たった dynumedly \$Sp Stuck Two 3 - Complement Representation State dute: comble declard whode Sanctins, Leaded what 7. {= たった - treats a du puriting · 37- bit und reparts 2" inter Dyname data Sgp Starte data program starts, can be and fred 8. 8 花住与 左子左 ww suche 9. 1 稳住开戴 龙城 from -23 232 1000 Dow to Text Code: badduhen prye dirts, drene Componente of a Congutor - auto auno pe Rennes Change Processor e Inpul Memory R format : und for mothering with Curdio Stack more drates, w and sw and promotion free whe participations Proyen Duteputh they and bre Last in first and Address EPC 5 Decode is it is to shown't funct Byles Common Memory Problems Reyotia White Puta · Ving unintuilined values Arthursta & Loya Varte opule =0 Vering mencing that you don't wan . In pargure we of free / realling 5-bot hold only reprod Data 2 format: ALV incher up to 31. J-> adput ante by newny with the partor hould m returned by muller / caller Mency leakes Levels at Represente ton //ntogen Procent Menay Intatale 210-Merry use at mol 2 register Inter tao used for In, sw, begins branchs, and with primeduly 1 for 10. 稳住故 1 fue. c -> cop > to.i -> conpilar . cop replace convents with a dayle space . cop converses begins with \*# 11. 8 8 送旗与 Deciley with arguer Invidente Love Upper Jui Up \$ to \$to adp. ABC Hogh level laguage 12.11 過強改 ( standard Type ( standard Type mangred ) char Ingred char 14. mangred ) char Ingred char 14. Aven by Longinge Sto DUARABLOCK 龙利左 Win. Machine Language Machine | Heter pretuite R= 1= += -= ULABAB SU, OKCOGP 11-11 加龙 Sut (mangred) int (mangred) int (mangred) trag (mangred) trag flout 4 byte double the H= tr=th \*= 1/2= 1= Thurd more brintetime peurph \$to. Sal 15. Implantation Archotatie 32 8 the the physe filmy sola herry loge Court pescoption



# Content

- Main topics: Everything till (including) Lecture 16
  - Number representation (int & float (Lecture 17!))
  - C
  - CALL
  - RISC-V
  - SDS; Datapath & Control
  - Pipelining & Superscalar
  - Caches
- Plus general "Computer Architecture" knowledge
- Disclaimer: In this review, important topics for CA are covered. It does not indicate that other topics from lectures 1-16 will not covered in the exams, nor does it mean that everything written here will be covered.

#### New School Computer Architecture (1/3)

Personal Mobile Devices

### **Old Machine Structures**



#### New-School Machine Structures (It's a bit more complicated!)

- Software Parallel Requests Assigned to computer e.g., Search "Katz"
- Parallel Threads
   Assigned to core
   e.g., Lookup, Ads
- Parallel Instructions

   >1 instruction @ one time
   e.g., 5 pipelined instructions
- Parallel Data

>1 data item @ one time e.g., Add of 4 pairs of words

- Hardware descriptions
   All gates functioning in parallel at same time
- Programming Languages



# CA is NOT about C Programming

- It's about the hardware-software interface
  - What does the programmer need to know to achieve the highest possible performance
- Languages like C are closer to the underlying hardware, unlike languages like Python!
  - Allows us to talk about key hardware features in higher level terms
  - Allows programmer to explicitly harness underlying hardware parallelism for high performance: "programming for performance"

#### **Great Ideas in Computer Architecture**

- 1. Design for Moore's Law
  - -- Higher capacities caches and DRAM
- 2. Abstraction to Simplify Design
- 3. Make the Common Case Fast
- 4. Dependability via Redundancy -- Parity, SEC/DEC
- 5. Memory Hierarchy
  - -- Caches, TLBs
- 6. Performance via Parallelism/Pipelining/Prediction
  - -- Data-level Parallelism

#### #2: Moore's Law



SOURCE: RAY KURZWEIL, "THE SINGULARITY IS NEAR: WHEN HUMANS TRANSCEND BIOLOGY", P.67, THE VIKING PRESS, 2006. DATAPOINTS BETWEEN 2000 AND 2012 REPRESENT BCA ESTIMATES.

#### Great Idea #3: Principle of Locality/ Memory Hierarchy



#### Great Idea #4: Parallelism



Great Idea #5: Performance Measurement and Improvement

- Tuning application to underlying hardware to exploit:
  - Locality
  - Parallelism
  - Special hardware features, like specialized instructions (e.g., matrix manipulation)
- Latency
  - How long to set the problem up
  - How much faster does it execute once it gets going
  - It is all about *time to finish*

### Great Idea #6: Dependability via Redundancy

 Redundancy so that a failing piece doesn't make the whole system fail



Increasing transistor density reduces the cost of redundancy

#### Key Concepts

- Inside computers, everything is a number
- But numbers usually stored with a fixed size

   8-bit bytes, 16-bit half words, 32-bit words, 64-bit double words, ...
- Integer and floating-point operations can lead to results too big/small to store within their representations: overflow/underflow

#### **Number Representation**

# Signed Integers and Two's-Complement Representation

- Signed integers in C; want ½ numbers <0, want ½ numbers >0, and want one 0
- *Two's complement* treats 0 as positive, so 32-bit word represents 2<sup>32</sup> integers from -2<sup>31</sup> (-2,147,483,648) to 2<sup>31</sup>-1 (2,147,483,647)
  - Note: one negative number with no positive version
  - Book lists some other options, all of which are worse

Every computer uses two's complement today

- Most-significant bit (leftmost) is the sign bit, since 0 means positive (including 0), 1 means negative
  - Bit 31 is most significant, bit 0 is least significant

#### **Two's-Complement Integers** Sign Bit $000000000000000000000000000000000001_{two} = 1_{ten}$ 0111 1111 1111 1111 1111 1111 1111 1101<sub>two</sub> = 2,147,483,645<sub>ten</sub> $1000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000_{two} = -2,147,483,648_{ten}$ $1000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0001_{two} = -2,147,483,647_{ten}$ $1000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0010_{two} = -2,147,483,646_{ten}$
### Ways to Make Two's Complement

- For N-bit word, complement to 2<sub>ten</sub><sup>N</sup>
  - For 4 bit number  $3_{ten}$ =0011<sub>two</sub>, two's complement

(i.e.  $-3_{ten}$ ) would be

 $16_{ten}$ - $3_{ten}$ = $13_{ten}$  or  $10000_{two}$  –  $0011_{two}$  =  $1101_{two}$ 

• Here is an easier way:  $3_{ten} \quad 0011_{two}$ - Invert all bits and add 1 Bitwise complement  $1100_{two}$ - Computers actually do it like this, too  $-3_{ten} \quad 1101_{two}$ 

#### Two's-Complement Examples

Assume for simplicity 4 bit width, -8 to +7 represented



Suppose we had a 5-bit word. What integers can be represented in two's complement?

- □ -32 to +31
- □ 0 to +31
- □ -16 to +15
- □ -15 to +16

Suppose we had a 5-bit word. What integers can be represented in two's complement?

```
-32 to +31
0 to +31
```

□ -16 to +15

□ **-15 to +16** 

#### www.h-schmidt.net/FloatApplet/IEEE/54.html

#### Conclusion

• Floating Point lets us:

Exponent tells Significand how much (2<sup>i</sup>) to count by (..., 1/4, 1/2, 1, 2, ...)

Can

store

NaN.

- Represent numbers containing both integer and fractional parts; makes efficient use of available bits.
- Store approximate values for very large and very small #s.
- IEEE 754 Floating-Point Standard is most widely accepted attem standardize interpretation of such numbers (Every desktop or server computer sold since ~1997 follows these conventions)

• Su 31 3	mmary (sin	ngle precision): 22 0				
S	Exponent	Significand				
1 b	it 8 bits	23 bits	-			
•(-1) <sup>S</sup> x (1 + Significand) x 2 <sup>(Exponent-127)</sup>						
	Double precision identical except with					

 Double precision identical, except with exponent bias of 1023 (half, quad similar)

#### Float: Special Numbers Summary

#### Reserve exponents, significands: Significand Exponent **Object** () ()Ω Denorm nonzero anything +/- fl. pt. # 1-254 255 +/-∞ 0 255 NaN nonzero

#### C Programming

#### **Quiz: Pointers**

```
void foo(int *x, int *y)
{ int t;
    if ( *x > *y ) { t = *y; *y = *x; *x = t; }
}
int a=3, b=2, c=1;
foo(&a, &b);
foo(&b, &c);
foo(&a, &b);
printf("a=%d b=%d c=%d\n", a, b, c);
```

A: a=3b=2c=1B: a=1b=2c=3Result is:C: a=1b=3c=2D: a=3b=3c=3E: a=1b=1c=1

#### **Arrays and Pointers**



#### C Memory Management

- Program's address space contains 4 regions:
  - stack: local variables inside functions, grows downward
  - heap: space requested for dynamic data via malloc(); resizes dynamically, grows upward
  - static data: variables declared outside functions, does not grow or shrink. Loaded when program starts, can be modified.
  - code: loaded when program starts, does not change



Memory Address

## The Stack

- Every time a function is called, a new frame is allocated on the stack
- Stack frame includes:
  - Return address (who called me?)
  - Arguments
  - Space for local variables
- Stack frames contiguous blocks of memory; stack pointer indicates start of stack frame
- When function ends, stack frame is tossed off the stack; frees memory for future stack frames
- We'll cover details later for RISC-V processor

#### Stack Pointer →

1 1 1	<pre>fooA() { fooB(); fooB() { fooC(); fooC() { fooD();</pre>	} } }
	fooA frame	
	fooB frame	
	fooC frame	
	fooD frame	

#### Faulty Heap Management

- What is wrong with this code?
- Memory leak!

```
int foo() {
    int *value = malloc(sizeof(int));
    *value = 42;
    return *value;
}
```

## And In Conclusion, ...

- Pointers are an abstraction of machine memory addresses
- Pointer variables are held in memory, and pointer values are just numbers that can be manipulated by software
- In C, close relationship between array names and pointers
- Pointers know the type of the object they point to (except void \*)
- Pointers are powerful but potentially dangerous

#### **RISC-V**

#### Addition and Subtraction of Integers (3/4)

- How to do the following C statement?
   a = b + c + d e; // a: x10; b: x1; c: x2, e: x3; f: x4
- Break into multiple instructions
  add x10, x1, x2 # a\_temp = b + c
  add x10, x10, x3 # a\_temp = a\_temp + d
  sub x10, x10, x4 # a = a temp e
- Notice: A single line of C may break up into several lines of RISC-V.
- Notice: Everything after the hash mark on each line is ignored (comments).

## Question:

We want to translate \*x = \*y + 1 into RISC-V (x, y int pointers stored in: s0 s1)

- A:addi s0, s1, 1B:lw s0,  $1(s1) \\ sw s1$ , 0(s0)C:lw t0,  $0(s1) \\ t0$ , 10(s0)D:sw t0,  $0(s1) \\ t0$ , 0(s0)
- E:  $\lim_{sw} \frac{s0}{s1}, \frac{1}{0} \begin{pmatrix} t0 \\ t0 \end{pmatrix}$

#### **Executing a Program**



- The PC (program counter) is internal register inside processor holding <u>byte</u> address of next instruction to be executed.
- Instruction is fetched from memory, then control unit executes instruction using datapath and memory system, and updates program counter (default is <u>add +4 bytes to PC</u>, to move to next sequential instruction)

## **Question!**

addi s0,zero,0 Start: slt t0,s0,s1 beq t0,zero,Exit sll t1,s0,2 add t1,t1,s5 lw t1,0(t1) add s4,s4,t1 addi s0,s0,1 j Start

Exit:

What is the code above?

- A: while loop
- B: do ... while loop
- C: for loop
- D: A or C
- E: Not a loop

#### Question

- What value does x12 have at the end?
- Answer: x12 = 16

1	<pre>#include <stdio.h></stdio.h></pre>				
2					
3	<pre>int main (){</pre>				
4	int x 10 = 7;	addi	x10,	х0 ,	0x07
5	int x 12 = 0;	add	x12,	х0 ,	<b>x0</b>
6	do{	label_a:			
7	int x14 = x10 & 1;	andi	x14,	x10,	1
8	<b>if</b> (x14)	beq	x14,	х0 ,	label_b
9	x12 += x10;	add	x12,	x10,	x12
10		label_b:			
11	×10;	addi	x10,	x10,	-1
12	<pre>} while (x10 != 0);</pre>	bne	x10.	x0 ,	label a
13	printf("%d", x12);			-	
14	}				57

#### **RISC-V Function Call Conventions**

- Registers faster than memory, so use them
- Give names to registers, conventions on how to use them
- a0-a7 (x10-x17): eight argument registers to pass parameters and return values (a0-a1)
- ra: one return address register to return to the point of origin (x1)
- Also s0-s1 (x8-x9) and s2-s11 (x18-x27): saved registers (more about those later)

#### Instruction Support for Functions (1/4)

```
... sum(a,b);... /* a, b: s0, s1 */
    int sum(int x, int y) {
      return x+y;
            (shown in decimal)
   address
    1000
                      In RV32, instructions are 4
    1004
RISC-V
                      bytes, and stored in memory
    1008
    1012
                      just like data. So here we show
    1016
                      the addresses of where the
    ...
                      programs are stored.
    2000
    2004
```

#### Instruction Support for Functions (2/4)

```
... sum(a,b);... /* a, b: s0, s1 */
    }
C int sum(int x, int y) {
    return x+y;
   address (shown in decimal)
    1000 add a0, s0, x0
                        # x = a
                         \# y = b
    1004 mv al, sl
RISC-V
    1008 addi ra, zero, 1016 # ra=1016
    1012 j sum
                             # jump to sum
                             # next instruction
    1016 ...
    ...
    2000 sum: add a0, a0, a1
    2004 jr ra # new instr. "jump register"
```

60

#### Instruction Support for Functions (3/4)

```
... sum(a,b);... /* a,b:$s0,$s1 */
}
int sum(int x, int y) {
   return x+y;
}
```

• Question: Why use **jr** here? Why not use **j**?

**RISC-V** 

 Answer: sum might be called by many places, so we can't return to a fixed place. The calling proc to sum must be able to say "return here" somehow.

#### Instruction Support for Functions (4/4)

- Single instruction to jump and save return address: jump and link (jal)
- Before:

1008 addi ra, zero, 1016 *# \$ra=1016* 1012 j sum *# goto sum* 

• After:

1008 jal sum *# ra=1012, goto sum* 

- Why have a **jal**?
  - Make the common case fast: function calls very common.
  - Reduce program size
  - Don't have to know where code is in memory with jal!

#### Stack Before, During, After Function



## Using the Stack (1/2)

- We have a register **sp** which always points to the last used space in the stack.
- To use stack, we decrement this pointer by the amount of space we need and then fill it with info.
- So, how do we compile this?

int sumSquare(int x, int y) {
 return mult(x,x)+ y;

#### Using the Stack (2/2)

int sumSquare(int x, int y) {
 return mult(x,x)+ y; }

sumsqu	lare:			
"nush"	addi	sp,	sp, -8	<i># space on stack</i>
pusii	SW	ra,	4(sp)	<i># save ret addr</i>
	SW	a1,	0(sp)	# save y
	mv	a1,	a0	<pre># mult(x,x)</pre>
	jal mult		t	<i># call mult</i>
	lw	a1,	0(sp)	<i># restore y</i>
"pop"	add	a0,	a0, a1	<pre># mult()+y</pre>
•••	lw	ra,	4(sp)	<i># get ret addr</i>
	addi	sp,	sp, 8	<i># restore stack</i>
	jr ra			
mult:	• • •			

#### **Basic Structure of a Function**

# Prologue entry\_label: addi sp,sp, -framesize sw ra, framesize-4(sp) # save ra save other regs if need be

**Body** ... (call other functions...)



#### memory

#### Epilogue

## restore other regs if need be lw ra, framesize-4(sp) # restore \$ra addi sp, sp, framesize jr ra



## RISC-V ISA so far...

- Registers we know so far (All of them!)
  - a0-a7 for function arguments, a0-a1 for return values
  - sp, stack pointer, ra return address
  - s0-s11 saved registers
  - t0-t6 temporaries
  - zero
- Instructions we know:
  - Arithmetic: add, addi, sub
  - Logical: sll, srl, slli, srli, slai, and, or, xor, andi, ori, xori
  - Decision: beq, bne, blt, bge
  - Unconditional branches (jumps): j, jr
  - Functions called with jal, return with jr ra.
- The stack is your friend: Use it to save anything you need. Just leave it the way you found it!

## 12 Shift Instructions...

- Two versions of of all shift instructions. Shift amount via:
  - Register
  - Immediate
- (On RV64: additional "word" version of instruction: only works on first 32bit of 64bit register)
- Shift Left
- Shift Right Arithmetic: Fill upper bits with msb
- Shift Right Logic: Fill upper bits with 0's

sll,sllw	R	Shift Left (Word)	$R[rd] = R[rs1] \iff R[rs2]$	1)
slli,slliw	Ι	Shift Left Immediate (Word)	$R[rd] = R[rs1] \ll imm$	1)
sra,sraw	R	Shift Right Arithmetic (Word)	R[rd] = R[rs1] >> R[rs2]	1,5)
srai,sraiw	Ι	Shift Right Arith Imm (Word)	R[rd] = R[rs1] >> imm	1,5)
srl,srlw	R	Shift Right (Word)	$R[rd] = R[rs1] \gg R[rs2]$	1)
srli,srliw	Ι	Shift Right Immediate (Word)	R[rd] = R[rs1] >> imm	1)
Notes: 1) The	Wow	Incursion only on ouston on the	wighten and 20 hits of a CA hit and interest	

Notes: 1) The Word version only operates on the rightmost 32 bits of a 64-bit registers 5) Replicates the sign bit to fill in the leftmost bits of the result during right shift

#### Summary of RISC-V Instruction Formats

31 30 2	5 24 21 20	19 15	14 12	2 11 8 7	6 (	<u>)</u>
funct7	rs2	rs1	funct3	rd	opcode	R-type
imm[1	1:0]	rs1	funct3	rd	opcode	] I-type
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	S-type
imm[12 10:5	] rs2	rs1	funct3	imm[4:1 11]	opcode	B-type
	imm[	31:12]		rd	opcode	U-type
imm[20 10	):1 11]]	imm[	19:12]	rd	opcode	J-type

#### CORE INSTRUCTION FORMATS

	31	27	26	25	24	20	19	15	14	12	11	7	6	0
R	funct7 rs2		2	rs1 fund		ct3	rc	1	Opc	ode				
I	imm[11:0]			n	s1	1 funct3 rd		1	Opc	ode				
s	imm[11:5] rs2		2	r	s1	fun	ct3	imm[	[4:0]	opco	ode			
SB	imm[12 10:5] rs2		rs1 funct3		ct3	imm[4	:1 11]	opco	ode					
U	imm[31:12]								rc	ł	opco	ode		
UJ	imm[20 10:1 11 19					12]				rc	1	opco	ode	

#### Question

- What is correct encoding of add x4, x3, x2 ?
  - A: 4021 8233<sub>hex</sub>
  - B: 0021 82b3<sub>hex</sub>
  - C: 4021 82b3<sub>hex</sub>
  - D: 0021 8233<sub>hex</sub>
  - E: 0021 8234<sub>hex</sub>

31	25	24 20	19 15	14 12	11 7	6 0	
	0000000	rs2	rs1	000	rd	0110011	add
	0100000	rs2	rs1	000	rd	0110011	sub
	0000000	rs2	rs1	100	rd	0110011	xor
	0000000	rs2	rs1	110	rd	0110011	or
	0000000	rs2	rs1	111	rd	0110011	and

#### Branch Example, Determine Offset

• RISC-V Code:

Loop	beq	<b>x19,x10,End</b>	0	Count
	add	x18,x18,x10	> 1	instructions
	addi	x19,x19,-1	S 2	from branch
	j	Loop	5 3	
End:	# targ	et instructio	on 4	

- Branch offset = 4×32-bit instructions = 16 bytes
- (Branch with offset of 0, branches to itself)

#### Branch Example, Determine Offset

#### • RISC-V Code:

Loop	o: beq	<b>x19,x10,End</b>	0	Count
	add	x18,x18,x10	> 1	instructions
	addi	x19,x19,-1	$\leq 2$	from branch
	j	Loop	ζ 3	
End	: # targ	get instructio	on 4	

<u>;;;;;;;</u> ;	01010	10011	000	??????	1100011
imm	rs2=10	rs1=19	BEQ	imm	BRANCH

#### Branch Example, Encode Offset

#### • RISC-V Code:

Loop	beq	<b>x19,x10,End</b>	
	add	x18,x18,x10	
	addi	x19,x19,-1	<b>Soffset = 16 bytes = 8x2 bytes</b>
	j	Loop	5
End:	# targ	jet instructio	n

<u>;;;;;;;;</u>	01010	10011	000	<u>;;;;;</u>	1100011
imm	rs2=10	rs1=19	BEQ	imm	BRANCH
### **RISC-V** Immediate Encoding

#### Instruction encodings, inst[31:0]

31	30	25	24	20	19	15	14	12	11	87	6	0	
f	unct7		rs2		rs	1	funct	:3	rd		opcode		R-type
	imm	\[1]	L:0]		rs	1	funct	:3	rd		opcode		l-type
im	n[11:5]	]	rs2		rs	1	func	t3	imm[4:	0]	opcode		S-type
imm	[12]10	:5]	rs2		rs	1	func	t3	imm[4:1	11]	opcode		B-type

#### 32-bit immediates produced, imm[31:0]

31	25 24	12	11	10	5	4	1	0	
	-inst[3	1]-		inst	[30:25]	inst[	24:21]	inst[20]	l-imm.
	-inst[3	1]-		inst	[30:25]	inst	[11:8]	inst[7]	S-imm.
<u> </u>	-inst[31]-		inst[	7] inst	[30:25]	inst	[11:8]	0	B-imm.
Jpper	bits sign-extended	from	inst[31	] always	Only bit 7 immediat	of instr e betwe	ruction cheen S and	nanges role in I B	

#### Branch Example, complete encoding

#### beq x19,x10, offset = 16 bytes



## LUI to Create Long Immediates

- LUI writes the upper 20 bits of the destination with the immediate value, and clears the lower 12 bits.
- Together with an ADDI to set low 12 bits, can create any 32-bit value in a register using two instructions (LUI/ADDI).

LUI x10, 0x87654 # x10 = 0x87654000ADDI x10, x10, 0x321# x10 = 0x87654321

### **One Corner Case**

How to set 0xDEADBEEF? LUI x10, 0xDEADB # x10 = 0xDEADB000ADDI x10, x10, 0xEEF # x10 = 0xDEADAEEF

ADDI 12-bit immediate is always sign-extended, if top bit is set, will subtract 1 from upper 20 bits

#### Steps in compiling a C program

- Compiler converts a single HLL file into a single assembly language file.
- Assembler removes pseudoinstructions, converts what it can to machine language, and creates a checklist for the linker (relocation table). A .s file becomes a .o file.
  - Does 2 passes to resolve addresses, handling internal forward references
- Linker combines several .o files and resolves absolute addresses.
  - Enables separate compilation, libraries that need not be compiled, and resolves remaining addresses
- Loader loads executable into memory and begins execution.



## Question

At what point in process are all the machine code bits generated for the following assembly instructions:

- 1) add 6, 7, 8
- 2)jal fprintf
- A: 1) & 2) After compilation
- B: 1) After compilation, 2) After assembly
- C: 1) After assembly, 2) After linking
- D: 1) After assembly, 2) After loading
- E: 1) After compilation, 2) After linking

### SDS/ RISC-V Pipline

# **CMOS** Transistors

- Source \_\_\_\_\_ Gate Source \_\_\_\_\_ Drain
- Three terminals: source, gate, and drain
  - Switch action:

if voltage on gate terminal is (some amount) higher/lower than source terminal then conducting path established between drain and source terminals (switch is closed)



#### n-channel transitor

off when voltage at Gate is low on when:

voltage (Gate) > voltage (Threshold) (**High** resistance when gate voltage **Low**, **Low** resistance when gate voltage **High**)



on when voltage at Gate is low off when:

voltage (Gate) > voltage (Threshold)
(Low resistance when gate voltage Low,
High resistance when gate voltage High)

Field-Effect Transistor (FET) => CMOS circuits use a combination of p-type and n-type metal—oxide—semiconductor field-effect transistors =>

MOSFET

### Question



			Z		Y	Х
	D	С	В	Α		
Volts	1	1	0	0	0 Volt	0 Volt
Volts	1	0	1	0	1 Volt	0 Volt
Volts	1	0	1	0	0 Volt	1 Volt
Volts	0	0	1	1	1 Volt	1 Volt

# Representations of Combinational Logic (groups of logic gates)



#### Laws of Boolean Algebra

$X \overline{X} = 0$	$X + \overline{X} = 1$
X 0 = 0	X + 1 = 1
X 1 = X	X + O = X
X X = X	X + X = X
X Y = Y X	X + Y = Y + X
(X Y) Z = X (Y Z)	(X + Y) + Z = X + (Y + Z)
X (Y + Z) = X Y + X Z	X + Y Z = (X + Y) (X + Z)
X Y + X = X	(X + Y) X = X
$\overline{X}Y + X = X + Y$	$(\overline{X} + Y) X = X Y$
$\overline{XY} = \overline{X} + \overline{Y}$	$\overline{\mathbf{X} + \mathbf{Y}} = \overline{\mathbf{X}} \overline{\mathbf{Y}}$

Complementarity Laws of 0's and 1's Identities Idempotent Laws Commutativity Associativity Distribution Uniting Theorem Uniting Theorem v. 2 DeMorgan's Law



Clock->Q 1ns Setup 1ns Hold 1ns AND delay 1ns

What is maximum clock frequency?

- A: 5 GHz
- B: 500 MHz
- C: 200 MHz
- D: 250 MHz
- E: 1/6 GHz

## Keywords

- Mux
- Register
- FlipFlop
- Adder
- ALU
- AND; OR; XOR; NOT
- NAND; NOR

## Complete RV32I Datapath!



## **Control Block Design**



#### 15 data bits (outputs)

## Single Cycle Datapath



## **Pipelining with RISC-V**



instruction sequence

## **Pipelining with RISC-V**



	Single Cycle	Pipelining		
Timing	<i>t<sub>step</sub></i> = 100 200 ps	<i>t<sub>cycle</sub></i> = 200 ps		
	Register access only 100 ps	All cycles same length		
Instruction time, <i>t</i> <sub>instruction</sub>	<i>= t<sub>cycle</sub></i> = 800 ps	1000 ps		
CPI (Cycles Per Instruction)	~1 (ideal)	~1 (ideal), >1 (actual)		
Clock rate, f <sub>s</sub>	1/800 ps = 1.25 GHz	1/200 ps = <mark>5 GHz</mark>		
Relative speed	1 x	4 x		
		02		

## Sequential vs Simultaneous



instruction sequence

## **RISC-V** Pipeline



## Hazards!

- Keywords:
  - Structural Hazards
  - Data Hazards
  - Control Hazards
  - Forwarding/ Bypassing
  - Stall/ nop/ load delay slot
  - Kill instruction
  - Branch prediciton

### Hyper-threading (simplified)



- Duplicate all elements that hold the state (registers)
- Use the same CL blocks
- Use muxes to select which state to use every clock cycle
- => run 2 independent processes
  - No Hazards: registers different; different control flow; memory different; Threads: memory hazard should be solved by software (locking, mutex, ...)
- Speedup?
  - No obvious speedup; Complex pipeline: make use of CL blocks in case of unavailable resources (e.g. wait for memory)

## Superscalar

- "Iron Law" of Processor Performance to estimate speed
- Complex Pipelines
  - Multiple Functional Units => Parallel execution
  - Static Multiple Issues (VLIW)
    - E.g. 2 instructions per cycle
  - Dynamic Multiple Issues (Superscalar)
    - Re-order instructions
    - Issue Buffer; Re-order Buffer; Commit Unit
    - Re-naming of registeres

#### "Iron Law" of Processor Performance





## Example (RISC processor)

Ор	Freq <sub>i</sub>	$CPI_{i}$	Prod	(% Time)
ALU	50%	1	.5	(23%)
Load	20%	5	1.0	(45%)
Store	10%	3	.3	(14%)
Branch	20%	2	.4	(18%)
Inst	truction	Mix	2.2	(Where time spent)

### Superscalar Processor



#### **Phases of Instruction Execution**



### Intro to Caches

## Adding Cache to Computer





## **Big Idea: Locality**

- *Temporal Locality* (locality in time)
  - Go back to same book on desktop multiple times
  - If a memory location is referenced, then it will tend to be referenced again soon
- *Spatial Locality* (locality in space)
  - When go to book shelf, pick up multiple books on J.D.
     Salinger since library stores related books together
  - If a memory location is referenced, the locations with nearby addresses will tend to be referenced soon

#### **Memory Reference Patterns**



Donald J. Hatfield, Jeanette Gerald: Program Restructuring for Virtual Memory. IBM Systems Journal 10(3): 168-192 (1971)

## Principle of Locality

- Principle of Locality: Programs access small portion of address space at any instant of time (spatial locality) and repeatedly access that portion (temporal locality)
- What program structures lead to temporal and spatial locality in instruction accesses?
- In **data** accesses?

## Cache Philosophy

- Programmer-invisible hardware mechanism to give illusion of speed of fastest memory with size of largest memory
  - Works fine even if programmer has no idea what a cache is
  - However, performance-oriented programmers today sometimes "reverse engineer" cache design to design data structures to match cache

## Cache Terms I

- Cache:
  - A small and fast memory used to increase the performance of accessing a big and slow memory
  - Uses *temporal locality:* The tendency to reuse data in the same space over time
  - Uses *spacial locality:* The tendency to use data at addresses near
- Cache *hit*: The address being fetched is in the cache
- Cache *miss:* The address being fetched is not in the cache
- Valid bit: Is a particular entry valid
- Cache *flush*: Invalidate all entries

# **CPU-Cache Interaction**

(5-stage pipeline)


# Cache Terms II

- Cache *level*:
  - The order in the memory hierarchy: L1\$ is closest to the processor
  - L1 caches may only hold data (Data-cache, D\$) or instructions (Instruction Cache, I\$)
    - Most L2+ caches are "unified", can hold both instructions and data
- Cache *capacity*:
  - The total # of bytes in the cache
- Cache *line* or cache *block*:
  - A single entry in the cache
- Cache *block size*:

The number of bytes in each cache line

### Cache Terms III Associativity

- Number of cache lines:
  - Cache capacity / block size:
- Cache *associativity*:
  - The number of possible cache lines a given address may exist in.
  - Also the number of comparison operations needed to check for an element in the cache
  - Direct mapped: A data element can only be in one possible location (N=1)
  - *N-way set associative*: A data element can be in one of N possible positions
  - Fully associative: A data element can be at any location in the cache.
    - Associativity == # of lines
- Total # of cache lines == capacity of cache/line size
- Total # of lines in a set == # ways == N == associativity
- Total # of sets == # of cache lines / associativity

### Victim Cache

- Conflict misses are a pain, but...
  - Perhaps a little associativity can help without having to be a fully associative cache
- In addition to the main cache...
  - Optionally have a very small (16-64 entry) *fully* associative "victim" cache
- Whenever we evict a cache entry
  - Don't just get rid of it, put it in the victim cache
- Now on cache misses...
  - Check the victim cache first, if it is in the victim cache you can just reload it from there

### Cache Terms IV Parts of the Address

- Address is divided into |TAG|INDEX|OFFSET|
- Offset:
  - The lowest bits of the memory address which say where data exists within the cache line.
  - It is log2(line/block size)
  - So for a cache with 64B blocks it is 6 bits
- Index:
  - The portion of the address which says where in the cache an address may be stored
  - Takes log2(# of cache lines / associativity) bits
  - So for a 4 way associative cache with 512 lines it is 7 bits
- **Tag**: The portion of the address which must be stored in the cache to check if a location matches
  - # of bits of address (# of bits for index + # of bits for offset)
  - So with 64b addresses it is 51b...

# Cache Terms V Writing

- Eviction:
  - The process of removing an entry from the cache
- Write Back:
  - A cache which only writes data up the hierarchy when a cache line is evicted
  - Instead set a *dirty bit* on cache entries
  - All i7 caches are write back
- Write Through:
  - A cache which always writes to memory
- Write Allocate:
  - If writing to memory *not in the cache* fetch it first
  - i7 L2 is Write Allocate
- No Write Allocate:
  - Just write to memory without a fetch
  - i7 L1 is no write allocate

# **Replacement Policy**

In an associative cache, which line from a set should be evicted when the set becomes full?

- Random
- Least-Recently Used (LRU)
  - LRU cache state must be updated on every access
  - True implementation only feasible for small sets (2-way)
  - Pseudo-LRU binary tree often used for 4-8 way
- First-In, First-Out (FIFO) a.k.a. Round-Robin
  - Used in highly associative caches
- Not-Most-Recently Used (NMRU)
  - FIFO with exception for most-recently used line or lines

This is a second-order effect. Why?

### Replacement only happens on misses

### Cache Terms VI Cache Performance

#### • Hit Time:

- Amount of time to return data in a given cache: depends on the cache
- i7 L1 hit time: 4 clock cycles
- Miss Penalty:
  - Amount of *additional* time to return an element if its not in the cache: depends on the cache
- Miss Rate:
  - Fraction of a *particular program's* memory requests which miss in the cache
- Average Memory Access Time (**AMAT**):
  - Hit time + Miss Rate \* Miss Penalty

### Understanding Cache Misses: The 3Cs

- Compulsory (cold start or process migration, 1<sup>st</sup> reference):
  - First access to block impossible to avoid; small effect for long running programs
  - Solution: increase block size (increases miss penalty; very large blocks could increase miss rate)
- Capacity:
  - Cache cannot contain all blocks accessed by the program
  - Solution: increase cache size (may increase access time)
- **Conflict** (collision):
  - Multiple memory locations mapped to the same cache location
  - Solution 1: increase cache size
  - Solution 2: increase associativity (may increase access time)



 Principle of locality + memory hierarchy presents programmer with ≈ as much memory as is available in the *cheapest* technology at the ≈ speed offered by the *fastest* technology

### Local vs. Global Miss Rates

- Local miss rate the fraction of references to one level of a cache that miss
- Local Miss rate L2\$ = \$L2 Misses / L1\$ Misses
- Global miss rate the fraction of references that miss in all levels of a multilevel cache
  - L2\$ local miss rate >> than the global miss rate
- Global Miss rate = L2\$ Misses / Total Accesses
  = (L2\$ Misses / L1\$ Misses) × (L1\$ Misses / Total Accesses)
  = Local Miss rate L2\$ × Local Miss rate L1\$
- AMAT = Time for a hit + Miss rate × Miss penalty
- AMAT = Time for a L1\$ hit + (local) Miss rate L1\$ × (Time for a L2\$ hit + (local) Miss rate L2\$ × L2\$ Miss penalty)

### In Conclusion, Cache Design Space

- Several interacting dimensions
  - Cache size
  - Block size
  - Associativity
  - Replacement policy
  - Write-through vs. write-back
  - Write-allocation
- Optimal choice is a compromise
  - Depends on access characteristics
    - Workload
    - Use (I-cache, D-cache)
  - Depends on technology / cost
- Simplicity often wins

