Computer Architecture I SOL

Homework 8 Virtual Memory

Name (Pinyin): Email (Prefix):

Instructions:

Homework 8 covers the content of virtual memory, please refer to the lecture slides. You can print

it out, write on it and scan it into a pdf, or you can edit the PDF directly, just remember: you must

create a PDF and upload it to the Gradescope.

Please assign the questions properly on Gradescope, otherwise you will lose 25% of points.

Question Set 1. Short answer questions [10 points]

(a) What are 3 specific benefits of using virtual memory? [6 points]

- 1. Adding disks to hierarchy.
- 2. Simplifying memory for Apps.
- 3. Protection between processes.

(b) True / False: [4 points]

- 1. The virtual and physical page number must be the same size.
- 2. The virtual and physical page must have the same page size.
- 3. Page tables make it possible to store the pages of a program non-contiguously.
- 4. Page tables should be kept in CPU registers. _____

F; T; T; F

Question Set 2. Calculation I [30 points]

(Show progress, worth 50% pts)

The virtual memory system is single-processor, single-core computer with

1. 4 KiB pages

- 2. 2 MB virtual address space
- 3. 2 GB physical address space.

The computer has a single-level TLB that can store 4 entries. You may assume that the TLB is fully-associative with LRU replacement policy.

(a) Given a virtual address, how many bits are the <u>Virtual Page Number</u> and <u>Offset</u>? (Hint: Think of virtual address space) [15 points]

VPN : 9, Offset: 12. Virtual address is log2(2MB) = 21 bits in total. Each page is 4KB, the offset is log2(4KB) = 12 bits Therefore, the virtual page number is 9 bits.

(b) Given a physical address, how many bits are the <u>Physical Page Number</u> and <u>Offset</u>?

(Hint: Think of physical address space) [15 points]

PPN : 19, Offset: 12. Physical address is log2(2GB)=31 bits in total. Each page is 4KB, the offset is log2(4KB)=12 bits

Therefore, the physical page number is 19 bits.

Question Set 3. Calculation II [30 points]

(Show progress, worth 50% pts)

The virtual memory system is single-processor, single-core computer with

- 1. 4 KiB pages
- 2. 28 bits virtual address
- 3. 16 MB physical memory

The computer has a single-level TLB that can store 16 entries. You may assume that the TLB is fully-associative with LRU replacement policy.

(a) Given a virtual address, how many bits are the <u>Virtual Page Number</u> and <u>Offset</u>? [15 points]

VPN : 16 Offset: 12. Each page is 4KB, the offset is log2(4KB)=12 bits

Therefore, the virtual page number is 16 bits.

(b) Given a physical address, how many bits are the <u>Physical Page Number</u> and <u>Offset</u>? [15 points]

PPN : 12, Offset: 12. Physical address is log2(16MB) = 24 bits in total. Each page is 4KB, the offset is log2(4KB) = 12 bit

Therefore, the physical page number is 12 bits.

Question Set 4. TLB [30 points]

The virtual memory system is single-processor, single-core computer with

- 1. 256 byte pages
- 2. 16 bits addresses
- 3. an 4-entry fully associative TLB with LRU replacement.

The LRU field is 3 bits and encodes the order in which pages were accessed, 0 being the most recent, and 7 being the least recent. We use decimal to represent it.

At some time instant, the TLB for the current process is the initial state given in the table below. Assume that all current page table entries are in the initial TLB and all pages can be read from and written to.

(a) Fill in the final state of the TLB according to the access pattern below. [20 points]

Free Physical Page: 0×17, 0×19

Access:

- 1. 0×01f0 (Read)
- 2. 0×1301 (Write)
- 3. 0×21ae (Write)
- 4. 0×20ff (Read)
- 5. 0×20ff (Write)

Initial TLB

VPN	PPN	Valid	Dirty	LRU
0x01	0x11	1	0	0
0x00	0x00	0	0	3
0x10	0x13	1	1	1
0x20	0x12	1	0	2

Final State of TLB

VPN	PPN	Valid	Dirty	LRU

Answer

After 1, the TLB does not change.

TLB after 2

<u>Aa</u> VPN	E PPN	🔳 Valid	≣ Dirty	🔳 LRU
<u>0×01</u>	0×11	1	0	1
<u>0×13</u>	0×17 or 0×19	1	1	0
<u>0×10</u>	0×13	1	1	2
<u>0×20</u>	0×12	1	0	3

TLB after 3

<u>Aa</u> VPN	E PPN	E Valid	≣ Dirty	🔳 LRU
<u>0×01</u>	0×11	1	0	2
<u>0×13</u>	0×17 or 0×19	1	1	1
<u>0×10</u>	0×13	1	1	3

<u>Aa</u> VPN	E PPN	E Valid	≣ Dirty	E LRU
<u>0×21</u>	0×19 or 0×17	1	1	0

TLB after 4

<u>Aa</u> VPN	E PPN	🔳 Valid	🔳 Dirty	≣ LRU
<u>0×01</u>	0×11	1	0	3
<u>0×13</u>	0×17 or 0×19	1	1	2
<u>0×20</u>	0×12	1	0	0
<u>0×21</u>	0×19 or 0×17	1	1	1

TLB after 5

<u>Aa</u> VPN	E PPN	🔳 Valid	🔳 Dirty	≣ LRU
<u>0×01</u>	0×11	1	0	3
<u>0×13</u>	0×17 or 0×19	1	1	2
<u>0×20</u>	0×12	1	1	0
<u>0×21</u>	0×19 or 0×17	1	1	1

(b) Short answer questions [10 points]

```
//Let src, dst be char*
//10 < strlen(dst) <= strlen(src)
int random[10];
for(int i=0;i < 10; i++){
random[i] = rand();
}// rand is initialized with random unsigned ints.
for(int j = 0; j < 10; j++){
dst[rand[j]] = src[rand[j]];
}</pre>
```

Assuming all of code fits in 1 page, TLB currently has a pointer to the code, the strings are page-aligned (starting on a page memory). You do not need an TLB entry for the address translation of **random**.

How many page faults would occur?

- 1. In the best case. _____
- 2. In the worst case. _____

0, 20