# CS 110 Computer Architecture Lecture 5: More RISC-V, RISC-V Functions

Instructors: Sören Schwertfeger & Chundong Wang

https://robotics.shanghaitech.edu.cn/courses/ca/20s/

School of Information Science and Technology SIST

ShanghaiTech University

Slides based on UC Berkley's CS61C

#### Last lecture

- In RISC-V Assembly Language:
  - Registers replace C variables
  - One instruction (simple operation) per line
  - Simpler is Better, Smaller is Faster
- In RV32, words are 32bit
- Instructions:

add, addi, sub, lw, sw, lb

- Registers:
  - 32 registers, referred to as x0 x31
  - Zero: x0

#### **RISC-V Logical Instructions**

- Useful to operate on fields of bits within a word — e.g., characters within a word (8 bits)
- Operations to pack /unpack bits into words
- Called *logical operations*

Logical	С	Java	RISC-V
operations	operators	operators	instructions
Bit-by-bit AND	&	&	and
Bit-by-bit OR			or
Bit-by-bit XOR	^	^	xor
Bit-by-bit NOT	$\sim$	$\sim$	xori
Shift left	<<	<<	sll
Shift right	>>	>>	srl

#### **RISC-V Logical Instructions**

- Always two variants
  - Register: and x5, x6, x7 # x5 = x6 & x7
  - Immediate: and x5, x6, 3 # x5 = x6 & 3

- Used for 'masks'
  - and i with 0000  $00FF_{hex}$  isolates the least significant byte
  - and i with FF00  $0000_{hex}$  isolates the most significant byte
  - and i with 0000  $0008_{hex}$  isolates the 4<sup>th</sup> bit ( 0000  $1000_{two}$  )

# Logic Shifting

- Shift Left: slli x11, x12, 2 #x11=x12<<2
  - Store in x11 the value from x12 shifted 2 bits to the left (they fall off end), inserting 0's on right; << in C.</li>

Before: 0000 0002<sub>hex</sub> 0000 0000 0000 0000 0000 0000 0010<sub>two</sub>

After: 0000 0008<sub>hex</sub> 0000 0000 0000 0000 0000 0000 1000<sub>two</sub>

What arithmetic effect does shift left have?

multiply with  $2^n$ 

- All shift instructions: register and immediate variant!
- Shift Right: srl is opposite shift; >>

# **Arithmetic Shifting**

- Shift right arithmetic moves *n* bits to the right (insert high order sign bit into empty bits)
- For example, if register x10 contained
   1111 1111 1111 1111 1111 1110 0111<sub>two</sub>= -25<sub>ten</sub>
- If executed srai x10, x10, 4, result is:
   1111 1111 1111 1111 1111 1111 1110<sub>two</sub>= -2<sub>ten</sub>
- Unfortunately, this is NOT same as dividing by 2<sup>n</sup>
  - Fails for odd negative numbers
  - C arithmetic semantics is that division should round towards 0

#### Your Turn. What is in x12?

addi	x10,	x0,	0x7FF
slli	x12,	x10,	<b>0x10</b>
srli	x12,	x12,	<b>0x08</b>
and	x12,	x12,	<b>x10</b>

A:	0x0
B:	0x7F0
C:	0x700
D:	0xFF00
E :	<b>0x7FF</b>

#### Helpful RISC-V Assembler Features

- Symbolic register names
  - E.g., **a0-a7** for argument registers (**x10-x17**)
  - E.g., **zero** for **x0**

- E.g., t0-t6 (temporary) s0-s11 (saved)

- Pseudo-instructions
  - Shorthand syntax for common assembly idioms
  - -E.g., mv rd, rs = addi rd, rs, 0
  - -E.g., li rd, 13 = addi rd, x0, 13


# **Computer Decision Making**

- Based on computation, do something different
- Normal operation: execute instructions in sequence
- In programming languages: *if*-statement
- RISC-V: *if*-statement instruction is
   **beq register1**, **register2**, **L1** means: go to statement labeled L1
   if (value in register1) == (value in register2)
   ....otherwise, go to next statement
- beq stands for branch if equal
- Other instruction: **bne** for *branch if not equal*

# bne flowchart

#### bne

- Branch if not equal
- bne reg1, reg2, label
- Jump if condition is true
- Condition false:
  - continue with next instruction
- If label is after bne:
  - Conditional case will reach label (if no other jump)



# **Types of Branches**

- **Branch** change of control flow
- Conditional Branch change control flow depending on outcome of comparison
  - branch if equal (beq) or branch if not equal (bne)
  - Also branch if less than (blt) and branch if greater than or equal (bge)
- Unconditional Branch always branch

– a RISC-V instruction for this: jump (j), as in j label

# Label

- Holds the address of data or instructions
  - Think: "constant pointer"
  - Will be replaced by the actual address (number) during assembly (or linking)
- Also available in C for "goto":
- <u>NEVER</u> use goto !!!!
   Very bad programming style!

```
1 static int somedata = 10;
2 
3 main(){
4     int tmp = somedata;
5     loop: // label called "loop"
6     tmp = tmp + 1;
7     goto loop;
8 }
```

#### Label

.data	<pre># Assembler directive 6 tmp = tmp + 1; goto loop; # static data 8 }</pre>			
somedata: .word	<pre># Label to some data "somedata" 0xA # initializa the word (32bit) with 10</pre>			
.text	<pre># code (instructions) follow here</pre>			
main:	<pre># label to first instruction of "main function"</pre>			
	<pre>somedata # address of "somedata" in x6 0(x6) # (initial) value of "somedata" to x5</pre>			
loop:	<pre># label to the next instruction: # some jump goal in function (name "loop")</pre>			
addi, x	<pre>5, x5, 1 # x5 += 1 (label loop points here)</pre>			

# jump to loop j loop

static int somedata = 10;

int tmp = somedata;

loop: // label called "loop"

main(){

## Example *if* Statement

- Assuming translations below, compile *if* block
  - $f \rightarrow x10$   $g \rightarrow x11$   $h \rightarrow x12$
  - $i \rightarrow x13$   $j \rightarrow x14$

#### 

• May need to negate branch condition

#### Example *if-else* Statement

- Assuming translations below, compile
   f → x10
   g → x11
   h → x12
   i → x13
   j → x14

15

# Magnitude Compares in RISC-V

- Until now, we've only tested equalities (== and != in C);
   General programs need to test < and > as well.
- RISC-V magnitude-compare branches:
- "Branch on Less Than"

Syntax:blt reg1, reg2, labelMeaning:if (reg1 < reg2) // treat registers as signed integers<br/>goto label;

• "Branch on Less Than Unsigned"

Syntax:bltu reg1, reg2, labelMeaning:if (reg1 < reg2) // treat registers as unsigned integers<br/>goto label;

# Magnitude Compares in RISC-V

- "Branch on Greater or Equal "
   Syntax: bge reg1, reg2, label
   Meaning: if (reg1 >= reg2) // treat registers as signed integers
   goto label;
- "Branch on Greater or Equal Unsigned" Syntax: bgeu reg1, reg2, label
   Meaning: if (reg1 >= reg2) // treat registers as unsigned integers goto label;
- Conditional Branch instructions:
  - beq, bne: <u>Branch if equal</u>/<u>Branch if not equal</u>
  - blt, bltu: <u>Branch on less than/ unsigned</u>
  - bge, bgeu: <u>Branch on greater or equal/ unsigned</u>

#### C Loop Mapped to RISC-V Assembly

```
# Assume x8 holds pointer to A
int A[20];
                            # Assign x10=sum
int sum = 0;
                              add x9, x8, x0 \# x9 = \&A[0]
for (int i=0; i < 20; i++)
                              add x10, x0, x0 \# sum=0
    sum += A[i];
                              add x11, x0, x0 \# i=0
                              addi x13, x0, 20 \# x13=20
                            Loop:
                              bge x11, x13, Done
                               1w x 12, 0(x9) \# x 12 = A[i]
                              add x10, x10, x12 \# sum +=
                              addi x9, x9, 4 # &A[i+1]
                              addi x11,x11,1 # i++
                              j Loop
                            Done:
```

# Optimization

- The simple translation is suboptimal!
  - A more efficient way:
- Inner loop is now 4 instructions rather than 7
  - And only 1 branch/jump rather than two: Because first time through is always true so can move check to the end!
- The compiler will often do this automatically for optimization
  - See that i is only used as an index in a loop


# Assume x8 holds pointer to A				
# Assign x10=sum				
add x10, x0, x0 # sum=0				
add $x11, x8, x0 # ptr = A$				
addi x12,x11, 80 # end = A + 80				
Loop:				
1w = x13, 0(x11) # x13 = *ptr				
add $x10, x10, x13 \# sum += x13$				
addi x11,x11, 4				
<pre>blt x11, x12, Loop: # ptr &lt; end</pre>				

## Premature Optimization...


- In general we want *correct* translations of C to RISC-V
- It is *not* necessary to optimize
  - Just translate each C statement on its own
- Why?
  - Correctness first, performance second
    - Getting the wrong answer fast is not what we want from you...
  - We're going to need to read your assembly to grade it!
    - Multiple ways to optimize, but the straightforward translation is mostly unique-ish.

#### **PROCEDURES IN RISC-V**


## How Program is Stored



#### Assembler to Machine Code (more later in course)



#### **Executing a Program**



- The **PC** (program counter) is internal register inside processor holding <u>byte</u> address of next instruction to be executed.
- Instruction is fetched from memory, then control unit executes instruction using datapath and memory system, and updates program counter (default is <u>add +4 bytes to PC</u>, to move to next sequential instruction)

#### **C** Functions

```
main() {
    int i,j,k,m;
    ...
    i = mult(j,k); ...
    m = mult(i,i); ...
}
```

}

What information must compiler/programmer keep track of?

```
/* really dumb mult function */
```

```
int mult (int mcand, int mlier){
    int product = 0;
    while (mlier > 0) { Wha
        product = product + mcand; a
        mlier = mlier -1;
    }
    return product;
```

What instructions can accomplish this?

# Six Fundamental Steps in Calling a Function

- 1. Put parameters in a place where function can access them
- 2. Transfer control to function
- 3. Acquire (local) storage resources needed for function
- 4. Perform desired task of the function
- 5. Put result value in a place where calling code can access it and restore any registers you used
- 6. Return control to point of origin, since a function can be called from several points in a program

#### **RISC-V Function Call Conventions**

- Registers faster than memory, so use them
- Give names to registers, conventions on how to use them
- a0-a7 (x10-x17): eight argument registers to pass parameters and return values (a0-a1)
- ra: one return address register to return to the point of origin (x1)
- Also s0-s1 (x8-x9) and s2-s11 (x18-x27): saved registers (more about those later)

#### Instruction Support for Functions (1/4)

```
... sum(a,b);... /* a, b: s0, s1 */
    int sum(int x, int y) {
      return x+y;
            (shown in decimal)
   address
    1000
                      In RV32, instructions are 4
    1004
RISC-V
                      bytes, and stored in memory
    1008
    1012
                      just like data. So here we show
    1016
                      the addresses of where the
    ...
                      programs are stored.
    2000
    2004
```

#### Instruction Support for Functions (2/4)

```
... sum(a,b);... /* a, b: s0, s1 */
    }
C int sum(int x, int y) {
    return x+y;
   address (shown in decimal)
    1000 add a0, s0, x0
                        # x = a
                         \# y = b
    1004 mv al, sl
RISC-V
    1008 addi ra, zero, 1016 # ra=1016
    1012 j sum
                             # jump to sum
                             # next instruction
    1016 ...
    ...
    2000 sum: add a0, a0, a1
    2004 jr ra # new instr. "jump register"
```

#### Instruction Support for Functions (3/4)

```
... sum(a,b);... /* a,b:$s0,$s1 */
}
int sum(int x, int y) {
   return x+y;
}
```

• Question: Why use **jr** here? Why not use **j**?

**RISC-V** 

 Answer: sum might be called by many places, so we can't return to a fixed place. The calling proc to sum must be able to say "return here" somehow.

#### Instruction Support for Functions (4/4)

- Single instruction to jump and save return address: jump and link (jal)
- Before:

1008 addi ra, zero, 1016 *# \$ra=1016* 1012 j sum *# goto sum* 

• After:

1008 jal sum *# ra=1012, goto sum* 

- Why have a **jal**?
  - Make the common case fast: function calls very common.
  - Reduce program size
  - Don't have to know where code is in memory with jal!

# **Unconditional Branches**

- Only two actual instructions
  - jal rd offset
  - jalr rd rs offset
- Jump And Link
  - Add the immediate value to the current address in the program (the "Program Counter"), go to that location
    - The offset is 20 bits, sign extended and left-shifted one (not two)
  - At the same time, store into rd the value of PC+4
    - So we know where it came from (need to return to)
  - jal offset == jal x1 offset (pseudo-instruction; x1 = ra = return address)
  - j offset == jal x0 offset (yes, jump is a pseudo-instruction in RISC-V)
- Two uses:
  - Unconditional jumps in loops and the like
  - Calling other functions

# Jump and Link Register


- The same except the destination
  - Instead of PC + immediate it is rs + immediate
    - Same immediate format as I-type: 12 bits, sign extended
- Again, if you don't want to record where you jump to...
  - jr rs == jalr x0 rs
- Two main uses
  - Returning from functions (which were called using Jump and Link)
  - Calling pointers to function
  - We will see how soon!

#### Notes on Functions

- Calling program (*caller*) puts parameters into registers a0-a7 and uses jal X to invoke (*callee*) at address labeled X
- Must have register in computer with address of currently executing instruction
  - Instead of Instruction Address Register (better name), historically called Program Counter (PC)
  - It's a program's counter; it doesn't count programs!
- What value does jal X place into ra? ????
- jr ra puts address inside ra back into PC

# Where Are Old Register Values Saved to Restore Them After Function Call?

- Need a place to save old values before call function, restore them when return, and delete
- Ideal is *stack*: last-in-first-out queue (e.g., stack of plates)
  - Push: placing data onto stack
  - Pop: removing data from stack
- Stack in memory, so need register to point to it
- sp is the *stack pointer* in RISC-V (x2)
- Convention is grow from high to low addresses
   Push decrements sp, Pop increments sp



bottom of stack frame is
When procedure ends, stack frame is tossed off the stack; frees memory for future stack frames


#### Example

```
int Leaf
  (int g, int h, int i, int j)
{
    int f;
    f = (g + h) - (i + j);
    return f;
}
```

- Parameter variables g, h, i, and j in argument registers a0, a1, a2, and a3, and f in s0
- Assume need one temporary register  ${\tt s1}$

#### Stack Before, During, After Function

• Need to save old values of s0 and s1



#### RISC-V Code for Leaf()

Leaf:

addi sw sw		<mark>?) #</mark>	<pre># adjust stack for 2 items # save s1 for use afterwards # save s0 for use afterwards</pre>
add add sub	<b>s1</b> , <b>a</b> 2,	a3 #	f = g + h s1 = i + j return value (g + h) - (i + j)
lw lw addi jr	s0, 0(s] s1, 4(s] sp, sp, ra	<b>;)                                    </b>	<pre>restore register s0 for caller restore register s1 for caller adjust stack to delete 2 items jump back to calling routine</pre>