DISCUSSION 10: Cache

Yibo Zhao



Memory Hierarchy

- Why memory hierarchy?
 - Huge and increasing processor-DRAM
 - Hundreds of clock cycles per memory access.
 - Slow DRAM access has a disastrous impact on CPU performance!

- Solution:
 - Memory hierarchy!

Where Cached	Latency (cycles)
CPU registers	
On-Chip TLB	
On-Chip L1	
Off-Chip L2	
Main memory	1
Main memory	1
Local disk	10,000,0
Local disk	10,000,0
Remote server disks	1,000,000,0



Memory Hierarchy



Memory Reference Pattern

• Locality

- Temporal locality: Recently referenced items are likely to be referenced in the near future.
- **Spatial locality:** Items with nearby addresses tend to be referenced close together in time.
- Locality Example

- Reference array elements in succession reference pattern): Spatial locality
- Reference sum each iteration: Temporal locality



```
; i < n; i++)
a[i];
```

Locality Example

• Which program has a good locality?

• Assume M = N = 2048 (anyway, a large number)

```
int sumarrayrows(int a[M][N])
    int i, j, sum = 0;
    for (i = 0; i < M; i++)
        for (j = 0; j < N; j++)
            sum += a[i][j];
    return sum;
```

```
int sumarraycols(int a[M][N])
    int i, j, sum = 0;
    for (j = 0; j < N; j++)
        for (i = 0; i < M; i++)
            sum += a[i][j];
    return sum;
```



Adding Cache to Computer



Address ---> T/I/O

TAG: Used to distinguish differer
that use the same index.
#bits=address bits-Index Bits-Off

Index: The set that this piece of will be placed in.

- $\#bits = \log_2(\# of indices)$
- Offset: The location of the byte
 block.
 #bits = log₂(size of block)

Tag		Index		Byte Offset		
nt blocks	Vali	d	Tag	11	Da 10	ata 01
LSEL BILS	1		0x10F			
fmemory	1		0x178			
	1		0x209			
in the	0					
					4 B	ytes



Cache Design

- Fully Associative: need 1 comparator/line (block), and have to look through all blocks.
- **Direct Mapped:** use a hash on address to limit line on one place.
 - One comparator
 - # sets = # blocks
- N-way Set Associative: N places for a line
 - N comparators
 - # sets = # blocks / N

Fully Associative Cache



Direct Mapped Cache



N-way set-associative cache N * # sets = # blocks

Set Index Tag 🖌 V 🛛 Tag V Tag Data 0 Way 1 Walv 0 253 253 254 254 255 🔲 255 Hit



3Cs

Compulsory: First time you ask the cache for a certain block. A miss that must occur when you first bring in a block. Reduce compulsory misses by having longer cache lines (bigger blocks), which bring in the surrounding addresses along with our requested data. Can also pre-fetch blocks beforehand using a hardware prefetcher (a special circuit that tries to guess the next few blocks that you will want).

Conflict: Occurs if, hypothetically, you went through the ENTIRE string of accesses with a fully associative cache (with an LRU replacement policy) and wouldn't have missed for that specific access. Increasing the associativity or improving the replacement policy would remove the miss.

Capacity: Capacity misses are independent of the associativity of your cache. If you hypothetically ran the ENTIRE string of memory accesses with a fully associative cache (with an LRU replacement policy) of the same size as your cache, and it was a miss for that specific access, then this miss is a capacity miss. The only way to remove the miss is to increase the cache capacity.

Example

Assume we have a direct-mapped byte-addressed cache with capacity 32B and block size of 8B and 32 bits in each address

Address	T/I/O	Hit, Miss, Replace
0x00000004	Tag 0, Index 0, Offset 4	M, Compulsory
0x00000005	Tag 0, Index 0, Offset 5	Н
0x0000068	Tag 3, Index 1, Offset 0	M, Compulsory
0x00000C8	Tag 6, Index 1, Offset 0	R, Compulsory
0x0000068	Tag 3, Index 1, Offset 0	R, Conflict
0x00000DD	Tag 6, Index 3, Offset 5	M, Compulsory
0x00000045	Tag 2, Index 0, Offset 5	R, Compulsory
0x00000004	Tag 0, Index 0, Offset 4	R, Capacity
0x00000C8	Tag 6, Index 1, Offset 0	R, Capacity

you went through the ENTIRE string of accesses with a fully associative cache (with an LRU replacement policy): hit: Conflict miss: Capacity

000 0 0 000