CS 110 Computer Architecture Lecture 8: *Multiplication & Floats* 

#### Instructors: Sören Schwertfeger & Chundong Wang

School of Information Science and Technology SIST

ShanghaiTech University

Slides based on UC Berkley's CS61C

## **RISC-V ISA Specification**

- Different modules
- Class covers RV32I Base Integer Instruction Set — RV64I (used in textbook) and RV128I also available
  - RV32E: Embedded Systems (only 16 registers)
- Various Extensions, named with letters
- The RISC-V Instruction Set Manual; Volume II: Privileged Architecture
  - For Operating System

## **RISC-V** Specifications

- <u>https://riscv.org/technical/specifications/</u>
  - ISA Specification
  - Debug Specification
  - Trace Specification
  - Compliance Framework
- <u>https://five-embeddev.com/riscv-isa-manual/latest/intro.html</u>
  - Manual
- <u>https://github.com/riscv/riscv-isa-manual/releases/latest</u>
  - Latest draft document

Editors: Andrew Waterman<sup>1</sup>, Krste Asanović<sup>1,2</sup> <sup>1</sup>SiFive Inc., <sup>2</sup>CS Division, EECS Department, University of California, Berkeley andrew@sifive.com, krste@berkeley.edu March 5, 2021


Subset	Name	Implies			
Base ISA					
Integer	1				
Reduced Integer	E				
Standard Unprivileged	Extension	S			
Integer Multiplication and Division	М				
Atomics	A				
Single-Precision Floating-Point	F	Zicsr			
Double-Precision Floating-Point	D	F			
General	G	IMADZifencei			
Quad-Precision Floating-Point	Q	D			
Decimal Floating-Point	L				
16-bit Compressed Instructions	С				
Bit Manipulation	В				
Dynamic Languages	J				
Transactional Memory	Т				
Packed-SIMD Extensions	Р				
Vector Extensions	V				
User-Level Interrupts	N				
Control and Status Register Access	Zicsr				
Instruction-Fetch Fence	Zifencei				
Misaligned Atomics	Zam	A			
Total Store Ordering	Ztso				
Standard Supervisor-Lev	el Extensio	ons			
Supervisor-level extension "def"	Sdef				
Standard Hypervisor-Lev	el Extensio	ons			
Hypervisor-level extension "ghi"	Hghi				
Standard Machine-Leve	el Extension	ns			
Machine-level extension "jkl"	Z×mjkl				
Non-Standard Extensions					
Non-standard extension "mno"	Xmno				

Base	Version	Status
RVWMO	2.0	Ratified
RV32I	2.1	Ratified
RV64I	2.1	Ratified
RV32E	1.9	Draft
RV128I	1.7	Draft
Extension	Version	Status
M	2.0	Ratified
A	2.1	Ratified
F	<b>2.2</b>	Ratified
D	<b>2.2</b>	Ratified
Q	2.2	Ratified
C	2.0	Ratified
Counters	2.0	Draft
	0.0	Draft
B	0.0	Draft
J	0.0	Draft
T	0.0	Draft
P	0.2	Draft
V	0.7	Draft
Zicsr	2.0	Ratified
Zifencei	2.0	Ratified
Zam	0.1	Draft
Ztso	0.1	Frozen

## Clarifications

- RISC-V ISA Spec: Does NOT define Assembly Syntax
  - Defines Binary Machine Instructions and their behavior
  - Different Assemblers could have different syntax (i.e. allow commas or not)
- Project 1 RISC-V emulator: behave exactly like Venus!
- ALL I-Type instructions (including sltiu):
  - do sign-extension
  - (in Venus): input number is signed, even if hex

#### **RISC-V** instruction sizes



## Compressed Instruction Set "C"

- Use 16 bit instead of 32 bit instructions =>
  - Save space => faster
- E.g.:
  - Use only 8 "popular" registers -> only 3 bits needed
  - Immediates have only 6 bits
  - Stack-pointer based loads and stores
  - R & I –type instructions: rs1 and rd the same
  - etc.
- Can mix 32bit and 16bit instructions!

#### **Format Comparison**

#### CORE INSTRUCTION FORMATS

3	1	27	26	25	24	20	19		15	14	12	1	1	7		6		0		
R	funct7			I.	\$2		rsl		fur	ict3		rd	(		Op	code	;			
I	imm[11:0]						rs1		funct3			rd			Opcode					
s	imm[11:5]			15	\$2		rsl		funct3		ir	imm[4:0]			opcode					
SB	in	1m[12 10	:5]		r	s2		rsl		fur	ict3	imm[4:1 11] or			opo	pcode				
U				in	nm[31	:12]							rd			opcode				
UJ			in	nm[20	0 10:1	11 19	:12]						rd	8		opcode				
Format	I	Meaning		1	5 14	13 1	.2	11	10	98	7	6	5	4	3	2	1	0		
CR		Register			fur	nct4 rd		ct4 rd/rs1			2		rs2			20	0	р		
CI	Ir	nmediate	е	f	unct3	in	imm rd/rs1 imm						0	р						
CSS	Stack-	-relative	Store	e f	funct3 imm rs				rs2			0	р							
CIW	Wide Immediate f		funct3					imm	2				rd'		0	р				
CL		Load		funct3 imm rs1'		funct3		imm		imm r		rd'	d′ ol		р					
CS		Store		f	unct3		imm			rs1′		imm		rs2′		0	р			
CA	A	rithmeti	с			funct6		funct(				rd′/ı	rs1′	fun	ct2		rs2	'	0	р
CB	Branc	h/Arith	metic	f	unct3		offset ro			offset rd'/rs1' offset				2	0	р				
CJ		Jump		f	unct3					jum	p tar	get					0	р		

Compressed 16-bit RVC instruction formats.

#### Example



<u>0001010111</u>111101 

1	multiply:						
2	add	t0,	zero, zero				
3	addi	a1,	al, -1				
4	accumu	Late	:				
5	add	t0,	t0, a0				
6	addi	a1,	al, -1				
7	bge	a1,	zero, accumulate				
8	add	a0,	zero, t0				
9	ret						

# Project 1

- Project 1.1:
  - In C89, write a program to compress RV32 to RV32C (on Assembler level)
    - Carefully read webpage and documentation
  - Of course: Best results when compiler is aware of compression (use according instructions/ registers)
- Project 1.2:
  - In RISC-V, write a program to de-compress RV32C to RV32

#### MULTIPLICATION AND DIVISION FOR RV32I: EXTENSION M

#### Integer Multiplication (1/3)

• Paper and pencil example (unsigned):

Multiplicand	1000	8
Multiplier	x1001	9
	1000	
	0000	
	0000	
+1	L000	
01	L001000	72

• m bits x n bits = m + n bit product

### Integer Multiplication (2/3)


- In RISC-V, we multiply registers, so:
  - 32-bit value x 32-bit value = 64-bit value
- Multiplication is *not* part of standard RISC-V because:
  - It requires a more complicated ALU
  - The compiler can use a series of shifts and adds if the multiplier isn't present
- Syntax of Multiplication (signed):
  - mul rd, rs1, rs2
  - mulh rd, rs1, rs2
  - Multiplies 32-bit values in those registers and returns either the lower or upper 32b result
    - If you do mulh/mul back to back, the architecture can fuse them
  - Also unsigned versions of the above

#### Integer Multiplication (3/3)

- Example:
  - -in C: a = b \* c;
    - int64\_t a; int32\_t b, c;
    - These types are defined in C99, in stdint.h
- in RISC-V:
  - let b be s2; let c be s3; and let a be s0 and s1 (since it may be up to 64 bits)
  - mulh s1, s2, s3

### Integer Division (1/2)

- Paper and pencil example (unsigned):
  - Quotient = 1001010 / 1000
  - Remainder = 1001010 % 1000



Dividend = Quotient x Divisor + Remainder

### Integer Division (2/2)

- Syntax of Division (signed):
  - -div rd, rs1, rs2 rem rd, rs1, rs2
  - Divides 32-bit rs1 by 32-bit rs2, returns the quotient
     (/) for div, remainder (%) for rem

Again, can fuse two adjacent instructions

- Example in C: a = c / d; b = c % d;
- RISC-V:
  - $a \leftrightarrow s0$ ;  $b \leftrightarrow s1$ ;  $c \leftrightarrow s2$ ;  $d \leftrightarrow s3$
  - -div s0, s2, s3 rem s1, s2, s3

## Note Optimization...

- A recommended convention
  - -mulh s1 s2 s3
    - mul s0 s2 s3
  - -div s0 s2 s3
    - rem s1 s2 s3
- Not a *requirement but*...
  - RISC-V says "if you do it this way, *and* the microarchitecture supports it, it can fuse the two operations into one"
  - Same logic behind much of the 16b ISA design: If you follow the convention you can get significant optimizations

# "And in Conclusion..."

- Simplification works for RISC-V: Instructions are same size as data word (one word) so that they can use the same memory.
- Computer actually stores programs as a series of these 32-bit numbers.
- We have covered all RISC-V instructions and registers
  - R-type, I-type, S-type, B-type, U-type and J-type instructions
  - Practice assembling and disassembling
- Introduced Compressed Instructions for Project 1
- RISC-V Multiplication and Division

### Admin

- Midterm I
  - March 29 during lecture hours
    - We start sharp at 8:15!
    - We expect you to sit in your seat at 8:05 so we can distribute the exams!
    - Be there at 8:00!
- Contents:
  - Everything till (including) Datapath (March 24 lecture)

## Midterm I

 Switch cell phones off! (not silent mode – off!)

– Put them in your bags.

- Bags in the front. On the table: nothing but: pen, 1 drink, 1 snack, your student ID card and your cheat sheet!
- The RISC V green card will be provided
- No other electronic devices are allowed!
   No ear plugs, music, smartwatch...
- Anybody touching any electronic device will FAIL the course!
- Anybody found cheating (copy your neighbors answers, additional material, ...) will FAIL the course!










### **Cheat Sheet**

- 1 A4 Cheat Sheet allowed (double sided)
  - Midterm II: 2 pages
  - Final: 3 pages
- Rules:
  - <u>Hand-written</u> <u>not printed!</u>
  - Your <u>name</u> in pinyin on the top!
  - Cheat Sheets not complying to this rule will be <u>confiscated</u>!


FUNCTIONS OF SEVERAL VARIABLES		DOMAINS: Allowed (xiy), (xiy, 2) RANGES: 25, W'S
	F N VARIABLES	8-5 DEFINITION OF CONTINUITY
	···· ,×n)響f(文)=で·文	LET F BE A FUNCTION OF 2 VARIABLES DEFINED ON A DISK W/ CENTER (9,6), EXCEPT POSSIBY
CONTOUR MAPS (2-D) IDN - R	3WAYS TO LOOK \$= ( + > + M MTHE FRANTAN Z = ( C1 CM	G(4, b), THEN UM LAUNE
W= F(x,y,Z)=k = CONST, 1. As a Function	ATTHE FRANTIAN Z= ( CI CM	$\begin{array}{c} \left[ \begin{array}{c} \left( a, b \right), \text{ THEN } \right] \\ \left( x_{i,j} \right) + \left( a, b \right) \end{array} \right] \\ \left( x_{i,j} \right) + \left( a, b \right) \end{array} \right] \\ \end{array}$
CURENCELINCAS ( 2. Ma Funching	of n rual variables ×1. ×2 ×	
Dirit of the print	or a start to st cher var. X=(man h	1 # 070 St. (+(x, u)-L158 where ver of (1-a) + (u-b) = (1
PARTIAL DERIVATIVE C DERIVATIV	AS W/ Pacoach to me would	THE THE WHIT AS A FUNCTION ADD DOAL IN A DOUNT
DET(XIU) NOTATIONS	mound and officer voltables could	I (a. 6) A LONG TWO DIFFERENT PATHS IS NOT
	AME HOLDS FOR FUNCTION	
fy (x,y) = fy = af - af(x,y) - dz 1	F MORE THAN TWO	Offing) is continuous at (a,b) if the unit
$f_y(x,y) = f_y = \frac{\Delta f}{\Delta y} = \frac{\Delta f}{\Delta y} = \frac{\Delta z}{\Delta y}$	TAMABLES	OF (xig) AS (xig) -> (A.6) EXISTS.
SECOND PARTIAL DEPIVATIVES	CIAIPLINE	COMPOSITE FUNCTIONS OF CONTINUOUS FUNCTION
$f_{xx} = \frac{b}{\partial x} \left( \frac{\partial E}{\partial x} \right) = \frac{\partial^2 E}{\partial x^2} = \frac{\partial^2 2}{\partial x^2} = \frac{2}{\partial x} \left( \frac{\partial 2}{\partial x} \right)$	CLAIR AUT'S THEORE	MRE CONTINUOUS , AS ARE SUMS AND PRODUCTS
		EQUATIONS OF TANGENT PLANES TO SUPPACES
fxy= & (&f)= & 2 f = & 2 f = & d (&f)	ARE BOTH CONTINUOUS	E=f(my) @ (xo, yo, Bo) EVALUATED AT A POINT
2 29 ( 9x ) - 9Agx DAgx DA ( 2	$f_{xy}(a,b) = f_{yx}(a,b)$	Z-Bo=fx(x+,y+)(x-2++)+fy(x+,y+)(y-y+)
Fyx= 2 (2f)-22f= 222-210	PARTIAL DIFF. EQ'S	TOTAL DIFFERENTIAL (dy=f'(x)dx SINOLE
Fyx = & (df)=22f= 222 = 2 (d)	APLACE SEQUATION	da = f () to f ( ) d2 J )2 J
		$dz = f_x(x,y)dx + f_y(x,y)dy = \frac{\partial z}{\partial x}dx + \frac{\partial z}{\partial y}dy$
$f_{4}y = \frac{\lambda}{\partial y} \left( \frac{\partial f}{\partial y} \right) = \frac{\partial^2 f}{\partial y^2} = \frac{\partial^2 2}{\partial y^2} = \frac{\partial}{\partial y} \left( \frac{\partial f}{\partial y} \right)$	$\frac{\partial^2 u}{\partial c^2} = q^2 \frac{\partial^2 u}{\partial x^2} = Quation$	INCREMENTS AX, AY, AZ DIFFERENTIALS, dx, dy, dz
	Or Oka shine	SFOR SMALL BX, BY BX=dx, by=dy
THE CHAIN RULE SWOLE VAPABLE	y=f(n), x=g(f), 1= y= f(g(f))	OIF FX AND FY ARE CONTINUOUS AZ Sdz
9'(+)=f'(g(+))-g'(+)	2 2 2 2	(is the note in help it of surface (22) > chang in help ut of the tangent plane (02)
CASE 1 2= f(x,y) , x=g(+), y=h(+)		of the langent plane (dB)
dz dz dz dz du	ויייין אר אראייין אראייייין אראיייייייייי	Az= f(a+Axib+Ay) - f(a,b) THEOREM
dz = 22 dr + 22 dy or w/2=f	DE = OF du + OF du Some	$\Delta z = f_x(a,b) \Delta x + f_y(a,b) \Delta y + \varepsilon_1 \Delta x + \varepsilon_2 \Delta Y ulnere$
	11 20 20 10 10 10	Erand Ez and functions of by and by that
CASE 2 Z= f(x,y), x=g(s,t), y=h(s	10, 10 2=+(g(s,+), h(s,+))	Approach O as (Dx, Dy) -> (0,0) DEF.
A So	A DE DY THINDS APPEAR TO CANCEL EVEN SAREH	=> f is DIFFERENTIABLE (@ (9,6) for 2= f(x,y)
CHAIN PULE : GENERAL VERSION U= FI	a con an ay bent be THAT	DEPENDENCY DIAGRAMS CARE 1, 2 YOU CAN FIND
		101 20 - 1 20
10 - 2x6 h6 , 1x6 h6 - 40	Om Contained	X Y DY X DY DU 9 BU FOR ALL THE
CALL ONA	Uce	X Y BANK X BY BU S BU FOR ALL THE C B S B S C C C C C C C C C C C C C C C
IMPLICIT DIFFERENTIATION You cand	imays solve for yors and diff.	Dox, by Home No MEANING LIKE dx and dy Do.
AH - 5x - Fr AS 12	Fr Da - Dy - Fr	THE GRADIENT VECTOR 2= f(x,y) FONT
dx de Fy ( ) dx 3	-F F	TEGAN = (Atom) Atom) = (C ) (AE AC)
oy m	3 3 21 -	$\nabla f(x_1y) = \left(\frac{\partial f(x_1y)}{\partial x}, \frac{\partial f(x_1y)}{\partial y}\right) = \left(f_x, f_y\right) = \left(\frac{\partial f}{\partial x}, \frac{\partial f}{\partial y}\right)$
F(x,y)=0 y=f(x), F(x,f(x)=0 F(x,y,z)	1=0 B=+(wiy), F(wy, flagtha	DIRECTIONAL DERIVATIVES DUF, == (a,b)
TANGENT PLANE TO A LEVEL SU	ARFACE DE L TO You Veller	http://www.line.com
Fx (x-x0) + Fy (y-y0) + Fz (2-20=0	ALLEYALLAND VE . 7 (+)=0	Diff(xig)=fx(xig) a + fy(xig) b SAME FOR
VORMALLINE TO ALEVEL SURFACE		Diff(xiy) = Vf(xiy) · U 3 VARIABLES
EX.	Fy FZ (10, 40,00)	Diff max occurs when Df Is in the same Dir. as if
CASE 2=foxiy) F(x,y,2)=foxiy1-2=	A LEVEL CURCHE MAN	DEF = VF. I = 1 VEI (Il coso = 10 FI (Il=1=000)
THEN Far - 1, PF= (fx, fy, -1) and TANPIN	NE Z-30=fx(x-xa)+fu(y-4a)	THE GRADIENT VECTOR POINTS IN THE DIRECTION
MAXIMUM AND MINIMUM VAL	HES Z=f(xyy)	OF STEEPEST ASCENT OR DESCENT (WASUERNE)
		THE GRADIENT VECTOR IS OR THOGONAL TO THE
Fx (9.6) = O fy (0,6)= O DF(0,6)= (0,0)= NOT SUFFICIENT TO GUARANTEE		LEVEL CURVES OF A SURFACE
) Sof the fue o Solve For Critical Dis. (	Atways check (0.0) the orten (0	
THEN APPLY THE 2ND DERIVATIVE T	IEST Rind for fun frontier	INDEPENDENT VARIABLES. Nº (Frify, -1) (WAR)
If we forul 2-bbs	C. To Lada	TO FIND THE NORMAL (AND LATER TANGENT PLAN
D= fyx fyy = faxfyy - (fxy) . D>0	, FWX CO LOCAL MAX	TO A SURFACE, LET THAT SURFACE BE THE
1.9. 191	O SADOLEPT. DEO NOTHING	LEVEL SET OF SOME HIGHER DIMENSIONAL
IND ING ABSOLUTE MAX. AND MINS.	Fort F and Carrie Bullistace	FUNCTION. THEN THE GRADIENT OF THE
. Find values of f at the critical points of	Fin D	HIGHER D FUNCTION IS I TO YOUR SURFACE
. Find the extreme values of f on the	Boundary of D	
. The largest value from 1.,2. Is the ABS.	MAX, the smallest 15th ABS, Have	7 1 to x2 + y2+ 2=1 Lot W= x* + y2+ 22-1 x + + y2+ 2* 1 IS THE LEVEL SET W=0
		A AN A A A A A A A A A A A A A A A A A
MAXIMIZING AND MINIMIZING' Set of Parlables of the form $B = f(x,y)$ and the		SO TH = (2 +, 24, 22) IS A NORMAL VECTOR TO THE



			and the first of the	1.00
Old Schwel Manhore Structure	s When Congress starts	Valid Pointer Arothertic	Six Findwarth Strack	
Application	<sup>15</sup> When Congress clarks - Concise life court is loaded nearly by OS courses, and - OS we to or the i. the full Courted Using Instaction and the literes - Review for the literes - The diverse in the litere	d use Vieled Romban Anthonetic - Add an interfor to a printer - Subtroit > performs (in the same army	Six Fundamental Steps on Callay = Functon "Put pomentar in a plans where han chan can access at	
Suttemare Kongton Openning	- OS set up stack; the tal	s into · Coupon two pontes (c, c=,)	when her the one bear	
Idordness Processor Menny Way	Instruction and other librores to Articitatione - Those will your proceedure in mounel.		-then 2. Trouster catal to functa 3. Acquar clacal storpage	
Paterpath & (arto)	1.818. 1132 415 10 10	int main (rit cong., char # ony VII)	3 Acquare clocal storage resolutions nucleal for m Sinction	
Digital Receipt	1.10 . toth	the common of lare	4. Jestim darmed task of the function	11111
transtorsy	1 the and	the construction of an array	J. Put result where ma	11/1
New School Machine Stricture Panillel Requests	2.5~ 長惠 2.5~ 長期 美型銀炉 + 周瑜 +1 建筑 - 夏城 太一方 - 夏城 太一方 - 夏城	Program's addres space / Menny Address Stack diff fill he	an access of and restign	1.41.4
Panullel Throads Throad	++ 時間 ++ 是重云	stuck Still he	any register, you used	144
Ponallel Porta Idenducire descomptues	& Reed		origin, since a supertal can	11111
6 Covert Ideas in Computer Architet	- think k	henp	be called from several justs	1111
1. Abstraction : Longers of Reprimitation /Interpreta	1 3. 5++ 自南 建立名++	State duta	\$dpt	1 611
	1 1 A a/b E=>	the Code	\$ dp Sand agriment regulator	111 11.1
Designing though trends 3. Physiciple of Locality	大度 人名	ouromo her	. Sared retin address	1111
· Memory Miercorony	4. {* k > th	Stark: local some bles missile turctions.	Sand sured regardes	11/11
t. Per formance Mecaurement	5. 1 x k - sh	Hours space requested for dynamic	Local arrays and Shutting	11/11/11
and Improvement b. Dependebility via Rechard	61.0	dente Ma shall UL / parts	-1	11111
5. Dependent of the actual Two 2 - Complement Representation	1	dynumedy	\$5p Flock	11211
-freets o as parties	1 4	Stote date: camble dedard ukrde Sanctus, Leeded who	Dypann dala has been her	1111
- freat a de partie 2 <sup>21</sup> m - 37- bit und reports 2 <sup>21</sup> m - from -2 <sup>31</sup> 2 <sup>21</sup>	9. 1 超过异或 无以	purgrant states, can be	Sgp Starte date 1000 Pus her	1111
Comportante of a Computer	1	Code: badduhan pryen stirls. drane	pe Text - auto auto ha	6116
Procedor	Memory & Input	change	I cereman in	11/1
[Cartio]		Stuck , , R form	at : und for motherty with	- 11
Dutipath 11	Prayan	- free whe hastac returns more t	rates, for and ow and branches	1100
PC Address	Bris		s s s s , s , b.	(1)
Registra White Puta	->   ~~	· Vonig unintrialized values	le is it ind shown't funct	114
Artikereta & loye Vart & ALV Recu	J Data		opcule =0 format: 5-bit hold only reprodu	
det det	adput	" Intradium use of the leader hadle		11
Process Men	ay Intature 2/10-Menny		It with the has muderly, the se	
	lutertao	· Menung leakes	use at not 2 register	Le la
fue. c -> cpp -> to.1 -> cunpil . cpp replate cuparate with a dam . cpp rumaneus begans with #	10. 稳住秋 1 九水	Levels of Representation / Interpretation	and with promodely 1 p.	•2
· cpp replay comments with a dome	e pade 11. 80 Q 建雄与 12.11 建雄改	Ityph level lagage	Lord Upper Ini DABABCI	
( stundard Type 1 11/13	?: TANE	Aven by Loggy	Un \$ to Sto DUBABIL	oup due
( marriaged) char / marca char 14	= += R= tuth	Machini Languerge	Jan \$ to publish B	
1. intert 2 #/Imy x	1= 4= 1= 1= 77=	Machine Hits/pretistin Thurd more brick tetime Acarpting		
unangral long & Is	, trata	Architette / Implenteite	to to barl	
ungaren Liter Flor	ing ting in B	loye Court Description		
that the flow of by Almy what	THIT I			
	The state of the state			

Additic(ecses) Alt-D Conversion 2013 optic cases and an optic of the cases classing articles along the cases classing articles along the cases and cases and cases and cases and cases along the cases along the case along the cases along the c fur-the excision AD as analysis fail stor in calling America Alta 1 And a file of the Arts Arts Arts and a file of the Arts Arts and a file of the Arts Arts and a file of the Arts and arts and a file of the Arts and arts and arts file of the Arts and arts and arts and arts (arts Arts arts arts and arts and arts (arts Arts ) Induction bet induced "DA / Instantion set induced "DA / Instantion set induced "DA A3-3 induced of the set of the set of the set induced of the set of th TALK AD-12 J-former for Juny (Gol) ALCII Juny Marshor (Jr (a) ALCII KIB-byte Job and Alcii Last in first alt - LIFO instructional = LAU / Internetly and risk of before Airly before Airly before Airly before backs align before backs align before and before another of before personal and Another of before another of before the memory before the memo Austral Australian RESOT AL-S Outplan - Island and Al-S R- Pelaste address - Al-S phoses of instruction overation A3-8 Name damage A3-1 Provide Langue 1331 42-54 Provide Landra Landra 1322 Printaine locons 12-33 positer 11-10 Private - instruction replacement, A.S. Advandmentation set surprising ALSC APPLY relater consections A1-5 register our RISC-Y AV1 Patient in advanced AT-So Patient Day of Next ATL / weaking Days (AL) ATL Patient Index (AL) Internetial Jack (AL) Internetial Jack (AL) Internetial Jack (AL) Internetial Jack (AL) Internetial Internetial Internetia Internetia Internetia Internetial Internetia Interneti they in dataseth A. There is a starting of the table index capables Al-15 there is completed and the there's completed and the start of the start of the these completed and the start of the Derson physical represented -11 showed for representation 11/2 xor /Xors 11/9 ~x : more of x 1 1-20 int division A3-28 int multiple A327 Macro (hóng) B2-8 performance of CPU A325 represent two/0 B2-3 represent denorms B2-5 represent Hoat IEEE, 84 82-2 represent floating point=FP B2represent Hartion Ad-24 represent Aktanumber = New 81 epresent scientific notationas-k system performance evaluation AS-26 CORVACINE

A-1 degree of the second of th smiller use, one tail . has no one action instead 2. Hexalecimal digits: 0.1.2, -9, A & CO.F.F uncigned int What and 4 3. cover them - (sue's complement) s cont the time to 3 002 <form><form><form><form><form><form><form>



### **Review of Integer Numbers**

- Computers are made to deal with numbers
- What can we represent in N bits?
  - $-2^{N}$  things, and no more! They could be...
  - Unsigned integers:

0 to 2<sup>N</sup> - 1

(for N=32,  $2^{N}-1 = 4,294,967,295$ )

- Signed Integers (Two's Complement)

 $-2^{(N-1)}$  to  $2^{(N-1)} - 1$ 

(for N=32,  $2^{(N-1)} = 2,147,483,648$ )

## What about other numbers?


- 1. Very large numbers? (seconds/millennium) =>  $31,556,926,000_{10}$  (3.1556926<sub>10</sub> x 10<sup>10</sup>)
- Very small numbers? (Bohr radius)
   => 0.000000000529177<sub>10</sub> m (5.29177<sub>10</sub> x 10<sup>-11</sup>)
- Numbers with <u>both</u> integer & fractional parts?
   => 1.5

*First consider #3.* 

...our solution will also help with #1 and #2.

#### **Representation of Fractions**

#### "Binary Point" like decimal point signifies boundary between integer and fractional parts:




#### $10.1010_{two} = 1x2^{1} + 1x2^{-1} + 1x2^{-3} = 2.625_{ten}$

If we assume "fixed binary point", range of 6-bit representations with this format: 0 to 3.9375 (almost 4)

#### Fractional Powers of 2

i	<b>2</b> -i	
0	1.0	1
1	0.5	1/2
2	0.25	1/4
3	0.125	1/8
4	0.0625	1/16
5	0.03125	1/32
6	0.015625	
7	0.0078125	5
8	0.0039062	25
9	0.0019531	L <b>25</b>
10	0.0009765	5625
11	0.0004882	28125
12	0.0002441	L40625
13	0.0001220	0703125
14	0.0000610	)3515625
15	0.0000305	51757812

#### Representation of Fractions with Fixed Pt. What about addition and multiplication?



Where's the answer, 0.11? (need to remember where point is)

#### **Representation of Fractions**

#### So far, in our examples we used a "fixed" binary point. What we really want is to "float" the binary point. Why?

Floating binary point most effective use of our limited bits (and thus more accuracy in our number representation):

example: put 0.1640625<sub>ten</sub> into binary. Represent with 5-bits choosing where to put the binary point. ... 000000.001010100000... Store these bits and keep track of the binary point 2 places to the left of the MSB

Any other solution would lose accuracy!

With floating-point rep., each numeral carries an exponent field recording the whereabouts of its binary point.

The binary point can be outside the stored bits, so very large and small numbers can be represented.

## Scientific Notation (in Decimal) mantissa $6.02_{ten} \times 10^{23}$

 Normalized form: no leadings 0s (exactly one digit to left of decimal point)


decimal point

- Alternatives to representing 1/1,000,000,000
  - Normalized: 1.0 x 10<sup>-9</sup>
  - Not normalized:

0.1 x 10<sup>-8</sup>,10.0 x 10<sup>-10</sup>

radix (base)

### Scientific Notation (in Binary)



- Computer arithmetic that supports it called <u>floating point</u>, because it represents numbers where the binary point is not fixed, as it is for integers
  - Declare such variable in C as float
    - double for double precision.

# Floating-Point Representation (1/2)

- Normal format: +1.xxx...x<sub>two</sub>\*2<sup>yyy...y</sup>two
- Multiple of Word Size (32 bits)




- S represents Sign Exponent represents y's Significand represents x's
- Represent numbers as small as  $2.0_{ten} \times 2^{-126}$  to as large as  $2.0_{ten} \times 2^{127}$
- $2^{126} = 8.507059173023462 \ e37 \approx 10^{38}$

# Floating-Point Representation (2/2)

- What if result too large?
  - $(> 2.0 \times 10^{38}, < -2.0 \times 10^{38})$
  - <u>Overflow</u>! => Exponent larger than represented in 8-bit Exponent field
- What if result too small?

 $(>0 \& < 2.0 \times 10^{-38}, <0 \& > -2.0 \times 10^{-38})$ 

 <u>Underflow!</u> => Negative <u>exponent</u> larger than represented in 8-bit Exponent field



 What would help reduce chances of overflow and/or underflow?

## IEEE 754 Floating Point Standard (1/3)

Single Precision (Double Precision similar):



- Sign bit: 1 means negative 0 means positive
- Significand in sign-magnitude format (not 2's complement)
  - To pack more bits, leading 1 implicit for normalized numbers
  - 1 + 23 bits single, 1 + 52 bits double
  - always true: 0 < Significand < 1 (for normalized numbers)</li>
- Note: 0 has no leading 1, so reserve exponent value 0 just for number 0

### IEEE 754 Floating Point Standard (2/3)

- IEEE 754 uses "biased exponent" representation
  - Designers wanted FP numbers to be used even if no FP hardware; e.g., sort records with FP numbers using integer compares
  - Wanted bigger (integer) exponent field to represent bigger numbers
  - 2's complement poses a problem (because negative numbers look bigger)
    - Use just magnitude and offset by half the range

## IEEE 754 Floating Point Standard (3/3)

- Called <u>Biased Notation</u>, where bias is number subtracted to get final number
  - IEEE 754 uses bias of 127 for single prec.
  - Subtract 127 from Exponent field to get actual value for exponent

<ul> <li>Summary (single precision):</li> </ul>					
31 30 23					
S Exponent	Significand				
1 bit 8 bits	23 bits				
•(-1) <sup>S</sup> x (1 + Significand) x 2 <sup>(Exponent-127)</sup>					

 Double precision identical, except with exponent bias of 1023 (half, quad similar)

### Question

A:  $-1x 2^{128}$ B:  $+1x 2^{-128}$ C:  $-1x 2^{1}$ D:  $+1.5x 2^{-1}$ E:  $-1.5x 2^{1}$ 

## Representation for $\pm \infty$

- In FP, divide by 0 should produce ± ∞, not overflow.
- Why?
  - OK to do further computations with ∞
     E.g., X/0 > Y may be a valid comparison
- IEEE 754 represents ± ∞
  - Most positive exponent reserved for  $\infty$
  - Significands all zeroes

## Representation for 0

- Represent 0?
  - exponent all zeroes
  - significand all zeroes
  - What about sign? Both cases valid

### **Special Numbers**

• What have we defined so far? (Single Precision)

Exponent	Significand	Object
0	0	0
0	nonzero	???
1-254	anything	+/- fl. pt. #
255	0	+/-∞
255	nonzero	???

Clever idea:


- Use exp=0,255 & Sig!=0

### **Representation for Not a Number**

- What do I get if I calculate sqrt(-4.0) or 0/0?
  - If  $\infty$  not an error, these shouldn't be either
  - Called Not <u>a</u> Number (NaN)
  - Exponent = 255, Significand nonzero
- Why is this useful?
  - Hope NaNs help with debugging?
  - They contaminate: op(NaN, X) = NaN
  - Can use the significand to identify which!

# Representation for Denorms (1/2)

- Problem: There's a gap among representable FP numbers around 0
  - Smallest representable pos num:
    - a = 1.0... 2 \* 2<sup>-126</sup> = 2<sup>-126</sup>
  - Second smallest representable pos num:



Representation for Denorms (2/2)

#### Solution:

- We still haven't used Exponent = 0, Significand nonzero
- <u>DEnormalized number</u>: no (implied) leading 1, implicit exponent = -126.
- Smallest representable pos num:

**a = 2**<sup>-149</sup>

Second smallest representable pos num:

$$b = 2^{-148}$$

$$-\infty$$
 + + + + + + + + + +  $0$ 

### **Special Numbers**

| Exponent | Significand | Object        |
|----------|-------------|---------------|
| 0        | 0           | 0             |
| 0        | nonzero     | Denorm        |
| 1-254    | anything    | +/- fl. pt. # |
| 255      | 0           | +/-∞          |
| 255      | nonzero     | NAN           |

#### **Summary**

• Floating Point lets us:

Exponent tells Significand how much (2<sup>i</sup>) to count by (..., 1/4, 1/2, 1, 2, ...)

Can

store

NaN,

- Represent numbers containing both integer and fractional parts; makes efficient use of available bits.
- Store approximate values for very large and very small #s.
- IEEE 754 Floating-Point Standard is most widely accepted attempt to standardize interpretation of such numbers (Every desktop or server computer sold since ~1997 follows these conventions)

| Summary (single precision):   |             |   |  |  |  |  |  |
|---|-------------|---|--|--|--|--|--|
|   | 22          | 0 |  |  |  |  |  |
| S Exponent  | Significand |   |  |  |  |  |  |
| 1 bit 8 bits  | 23 bits     |   |  |  |  |  |  |
| <ul> <li>(-1)<sup>S</sup> x (1 + Significand) x 2<sup>(Exponent-127)</sup></li> </ul> |             |   |  |  |  |  |  |

• Double precision identical, except with exponent bias of 1023 (half, quad similar)

Play with: <u>https://www.h-schmidt.net/FloatConverter/IEEE754.html</u>

## RISC-V Single-Precision Floating-Point: F Extension

- 32 new registers f0 f32 each 32bit
  - Named registers: temporary, saved, argument
- Floating-point control and status register fcsr

Operating mode and exception status

| 31                   |          | 8                                       | 7                               | Į    | 54           | 3     | 2  | 1                 | 0      |
|----------------------|----------|---|---------------------------------|------|--------------|-------|----|-------------------|--------|
| Reserved Rounding Mo |          | Rounding Mode (:                        | (frm) Accrued Exceptions (fflag |      |              | lags) |    |                   |        |
|                      |          |   |                                 |      | NV           | DZ    | OF | UF                | NX     |
|                      |          | 24                                      | 3                               |      | 1            | 1     | 1  | 1                 | 1      |
| Rounding Mode        | Mnemonic | Meaning                                 |                                 |      |              |       |    |                   |        |
| 000                  | RNE      | Round to Nearest, ties to Even          | Round to Nearest, ties to Even  |      | lag Mnemonic |       | ~  | Flag Meaning      |        |
| 001                  | RTZ      | Round towards Zero                      |                                 | 1 10 | 0            |       |    | · · ·             |        |
| 010                  | RDN      | Round Down (towards $-\infty$ )         |                                 |      | NV           |       |    | Invalid Operation |        |
| 011                  | RUP      | Round Up (towards $+\infty$ )           |                                 |      | DZ           |       |    | Divide by Zero    |        |
| 100                  | RMM      | Round to Nearest, ties to Max Magnitude |                                 |      | OF           |       |    | Overflow          |        |
| 101                  |          | Reserved for future use.                |                                 | -    | UF           |       |    | Underflow         |        |
| 110                  |          | Reserved for future use.                |                                 |      |              |       |    | Und               | lernow |
| 111                  | DYN      | In instruction's rm field, selects dyna | amic rounding mode;             |      | N)           | <     |    | Ine               | exact  |
|                      |          | In Rounding Mode register, reserved     | <i>d</i> .                      |      |              |       | ·  |                   |        |

### **Instruction Examples**

- Load/ store similar to int e.g.:

   flw f1, 0(s1)
   # load from address s1 to float reg 1
- Arithmetic: append .s for "single precision"
   fsub.s f2, f3, f1
- Fused Multiply Add:
  - Fmadd.s rd, rs1, rs2, rs3
    - # [rd] = [rs1] \* [rs2] + [rs3]
- Int / float conversions:
  - fcvt.w.s f4, s4
    - # convert int in s4 to float in f4

| Category        | Name                 | Fmt | RV32{F D Q} (H              | IP/SP,DP,QP FI Pt)   |
|-----------------|----------------------|-----|-----------------------------|----------------------|
| Move            | Move from Integer    | R   | FMV.{H S}.X                 | rd,rs1               |
|                 | Move to Integer      | R   | FMV.X.{H S}                 | rd,rs1               |
| Convert         | Convert from Int     | R   | FCVT. $\{H   S   D   Q\}$   | .W rd,rsl            |
| Convert         | t from Int Unsigned  | R   | $FCVT. \{H   S   D   Q\}$   | .WU rd,rs1           |
|                 | Convert to Int       | R   | FCVT.W. {H S D              | <pre>2} rd,rs1</pre> |
| Conv            | ert to Int Unsigned  | R   | FCVT.WU.{H S D              | Q} rd,rs1            |
| Load            | Load                 | Ι   | FL{W,D,Q}                   | rd,rs1,imm           |
| Store           | Store                | S   | $FS{W,D,Q}$                 | rs1, rs2, imm        |
| Arithmetic      | ADD                  | R   | FADD. $\{S   D   Q\}$       | rd,rs1,rs2           |
|                 | SUBtract             | R   | FSUB. $\{S   D   Q\}$       | rd,rs1,rs2           |
|                 | MULtiply             | R   | FMUL. $\{S   D   Q\}$       | rd,rs1,rs2           |
|                 | DIVide               | R   | FDIV. {S D Q}               | rd,rs1,rs2           |
|                 | SQuare RooT          | R   | FSQRT.{S D Q}               | rd,rs1               |
| Mul-Add         | Multiply-ADD         | R   | FMADD. $\{S   D   Q\}$      | rd,rs1,rs2,rs3       |
|                 | Multiply-SUBtract    | R   | FMSUB. $\{S   D   Q\}$      | rd,rs1,rs2,rs3       |
| Negativ         | e Multiply-SUBtract  | R   | FNMSUB. {S D Q}             | rd,rs1,rs2,rs3       |
|                 | gative Multiply-ADD  | R   | FNMADD. $\{S   D   Q\}$     | rd,rs1,rs2,rs3       |
| Sign Injec      | t SiGN source        | R   | FSGNJ.{S D Q}               | rd,rs1,rs2           |
| Ne              | gative SiGN source   | R   | FSGNJN. $\{S   D   Q\}$     | rd,rs1,rs2           |
|                 | Xor SiGN source      | R   | FSGNJX. $\{S   D   Q\}$     | rd,rs1,rs2           |
| Min/Max         | MINimum              | R   | FMIN. {S D Q}               | rd,rs1,rs2           |
|                 | MAXimum              | R   | FMAX. $\{S \mid D \mid Q\}$ | rd,rs1,rs2           |
| Compare         | Compare Float =      | R   | FEQ.{S D Q}                 | rd,rs1,rs2           |
|                 | Compare Float <      | R   | FLT.{S D Q}                 | rd,rs1,rs2           |
|                 | Compare Float $\leq$ | R   | FLE.{S D Q}                 | rd,rs1,rs2           |
| Categoriza      | ation Classify Type  | R   | FCLASS. {S D Q}             | rd,rs1               |
| Configurat      | tion Read Status     | R   | FRCSR                       | rd                   |
| R               | ead Rounding Mode    | R   | FRRM                        | rd                   |
|                 | Read Flags           |     | FRFLAGS                     | rd                   |
| Swap Status Reg |                      | R   | FSCSR                       | rd,rs1               |
| Sv              | wap Rounding Mode    | R   | FSRM                        | rd,rs1               |
|                 | Swap Flags           | R   | FSFLAGS                     | rd,rs1               |
| Swap R          | ounding Mode Imm     | Ι   | FSRMI                       | rd,imm               |
|                 | Swap Flags Imm       | I   | FSFLAGSI                    | rd,imm               |