CS 110 Computer Architecture

Amdahl's Law, Data-level Parallelism

Instructors: Sören Schwertfeger & Chundong Wang

https://robotics.shanghaitech.edu.cn/courses/ca/22s/

School of Information Science and Technology SIST


ShanghaiTech University

Slides based on UC Berkeley's CS61C

New-School Machine Structures (It's a bit more complicated!)

- Software Parallel Requests Assigned to computer e.g., Search "Katz"
- Parallel Threads
 Assigned to core
 e.g., Lookup, Ads
- Parallel Instructions

 >1 instruction @ one time
 e.g., 5 pipelined instructions
- Parallel Data
 >1 data item @ one time
 e.g., Add of 4 pairs of words
- Hardware descriptions
 All gates @ one time
- Programming Languages




Why Parallel Processing?

- CPU Clock Rates are no longer increasing
 - Technical & economic challenges
 - Advanced cooling technology too expensive or impractical for most applications
 - Energy costs are prohibitive
- Parallel processing is only path to higher speed

Using Parallelism for Performance

- Two basic ways:
 - Multiprogramming
 - run multiple independent programs in parallel
 - "Easy"
 - Parallel computing
 - run one program faster
 - "Hard"
- We'll focus on parallel computing for next few lectures


Single-Instruction/Single-Data Stream (SISD)



This is what we did up to now in CA.

- Sequential computer
 that exploits no
 parallelism in either the
 instruction or data
 streams. Examples of
 SISD architecture are
 traditional uniprocessor
 machines
 - E.g. Our RISC-V processor
 - Superscalar is SISD
 because programming
 model is sequential


Single-Instruction/Multiple-Data Stream (SIMD or "sim-dee")



 SIMD computer exploits multiple data streams against a single instruction stream to operations that may be naturally parallelized, e.g., Intel SIMD instruction extensions or NVIDIA Graphics Processing Unit (GPU)

Today's topic.


Multiple-Instruction/Multiple-Data Streams (MIMD or "mim-dee")



- Multiple autonomous processors simultaneously executing different instructions on different data.
 - MIMD architectures include multicore and Warehouse-Scale Computers

Next lecture & following.

Multiple-Instruction/Single-Data Stream (MISD)



- Multiple-Instruction,
 Single-Data stream computer that exploits multiple instruction streams against a single data stream.
 - Rare, mainly of historical interest only

Few applications. Not covered in CA.

Flynn* Taxonomy, 1966

		Data Streams		
		Single	Multiple	
Instruction	Single	SISD: Intel Pentium 4	SIMD: SSE instructions of x86	
Streams	Multiple	MISD: No examples today	MIMD: Intel Xeon e5345 (Clovertown)	

- Since about 2013, SIMD and MIMD most common parallelism in architectures – usually both in same system!
- Most common parallel processing programming style: Single Program Multiple Data ("SPMD")
 - Single program that runs on all processors of a MIMD
 - Cross-processor execution coordination using synchronization primitives
- SIMD (aka hw-level *data parallelism*): specialized function units, for handling lock-step calculations involving arrays
 - Scientific computing, signal processing, multimedia (audio/video processing)

Big Idea: Amdahl's (Heartbreaking) Law

• Speedup due to enhancement E is

Speedup w/E = Exec time w/o E Exec time w/ E

 Suppose that enhancement E accelerates a fraction F (F <1) of the task by a factor S (S>1) and the remainder of the task is unaffected

Execution Time w/E = Execution Time w/o E x [(1-F) + F/S] Speedup w/E = 1/[(1-F) + F/S]

$\begin{array}{l} \text{Big Idea: Amdahl's Law} \\ \text{Speedup} = & 1 \\ \hline (1 - F) + F \\ \hline S \\ \text{Non-speed-up part} \\ \end{array} \\ \begin{array}{l} \text{Speed-up part} \\ \end{array} \end{array}$

Example: the execution time of half of the program can be accelerated by a factor of 2. What is the program speed-up overall?

$$\frac{1}{\frac{0.5+0.5}{2}} = \frac{1}{\frac{0.5+0.25}{2}} = 1.33$$

Example #1: Amdahl's Law

Speedup w/ E = 1 / [(1-F) + F/S]

- Consider an enhancement which runs 20 times faster but which is only usable 25% of the time
 Speedup w/ E = 1/(.75 + .25/20) = 1.31
- What if its usable only 15% of the time?
 Speedup w/ E = 1/(.85 + .15/20) = 1.17
- Amdahl's Law tells us that to achieve linear speedup with 100 processors, none of the original computation can be scalar!
- To get a speedup of 90 from 100 processors, the percentage of the original program that could be scalar would have to be 0.1% or less

Speedup w/E = 1/(.001 + .999/100) = 90.99

Strong and Weak Scaling

- To get good speedup on a parallel processor while keeping the problem size **fixed** is harder than getting good speedup by **increasing** the size of the problem.
 - Strong scaling: when speedup can be achieved on a parallel processor without increasing the size of the problem
 - Weak scaling: when speedup is achieved on a parallel processor by increasing the size of the problem proportionally to the increase in the number of processors
- Load balancing is another important factor: every processor doing same amount of work
 - Just one unit with twice the load of others cuts speedup almost in half

SIMD Architectures


- Data parallelism: executing same operation on multiple data streams
- Example to provide context:
 - Multiplying a coefficient vector by a data vector (e.g., in filtering)

 $y[i] := c[i] \times x[i], 0 \le i < n$

- Sources of performance improvement:
 - One instruction is fetched & decoded for entire operation
 - Multiplications are known to be independent
 - Pipelining/ concurrency in memory access as well
 - Special functional units may be faster

Intel "Advanced Digital Media Boost"

- To improve performance, Intel's SIMD instructions
 - Fetch one instruction, do the work of multiple instructions



Intel SIMD Extensions


• MMX 64-bit registers, reusing floating-point registers [1992]

MMX 1997

1999	2000	2004	2006	2007	2008	2009	2010\11
SSE	SSE2	SSE3	SSSE3	SSE4.1	SSE4.2	AES-NI	AVX
70 instr Single- Precision Vectors Streaming operations	144 instr Double- precision Vectors 8/16/32 64/128-bit vector integer	13 instr Complex Data	32 instr Decode	47 instr Video Graphics building blocks Advanced vector instr	8 instr String/XML processing POP-Count CRC	7 instr Encryption and Decryption Key Generation	~100 new instr. ~300 legacy sse instr updated 256-bit vector 3 and 4- operand instructions

Intel Advanced Vector eXtensions AVX


Intel <u>Advanced</u> <u>Vector</u> e<u>X</u>tensions



https://chrisadkin.io/2015/06/04/under-the-hood-of-the-batch-engine-simd-with-sql-server-2016-ctp/

Intel Architecture SSE SIMD Data Types

- Note: in Intel Architecture (unlike RISC-V) a word is 16 bits
 - Single-precision FP: Double word (32 bits)
 - Double-precision FP: Quad word (64 bits)
 - AVX-512 available (16x float and 8x double)



SSE/SSE2 Floating Point Instructions

	Data transfer	Arithmetic	Compare
Move does both	MOV{A/U}{SS/PS/SD/ PD} xmm, mem/xmm	ADD{SS/PS/SD/PD} xmm, mem/xmm SUB{SS/PS/SD/PD} xmm,	CMP{SS/PS/SD/ PD}
load and	MOV {H/L} {PS/PD} xmm, mem/xmm	<pre>mem/xmm MUL{SS/PS/SD/PD} xmm, mem/xmm</pre>	
store		DIV{SS/PS/SD/PD} xmm, mem/xmm SQRT{SS/PS/SD/PD} mem/xmm	
		MAX {SS/PS/SD/PD} mem/xmm MIN{SS/PS/SD/PD} mem/xmm	

xmm: one operand is a 128-bit SSE2 register

mem/xmm: other operand is in memory or an SSE2 register

{SS} Scalar Single precision FP: one 32-bit operand in a 128-bit register

{PS} Packed Single precision FP: four 32-bit operands in a 128-bit register

{SD} Scalar Double precision FP: one 64-bit operand in a 128-bit register

{PD} Packed Double precision FP, or two 64-bit operands in a 128-bit register


{A} 128-bit operand is aligned in memory


{U} means the 128-bit operand is unaligned in memory

{H} means move the high half of the 128-bit operand

{L} means move the low half of the 128-bit operand

Packed and Scalar Double-Precision Floating-Point Operations





X86 SIMD Intrinsics



mul_pd

Technologies

0
SSE2
SSE3
SSSE3
□ SSE4.1
SSE4.2
🗹 AVX
AVX2
🗆 FMA
🗆 AVX-512
SVML

Other

Categories

- Application-Targeted
- Arithmetic
- Bit Manipulation
- Cast
- Compare

m256d _mm256_mul_pd (m256d a,m256d b)
Synopsis m256d _mm256_mul_pd (m256d a,m256d b) Intrinsic #include "immintrin.h" Instruction: vmulpd ymm, ymm, ymm CPUID Flags: AVX

Description

Multiply packed double-precision (64-bit) floating-point elements in a and b, and store the results in dst.

```
Operation

FOR j := 0 to 3

i := j*64

dst[i+63:i] := a[i+63:i] * b[i+63:i]

ENDFOR


dst[MAX:256] := 0
```

Performance

Architecture	Latency	Throughput	2 instructions per clock cycle (CPI = 0.5)
Haswell	5	0.5	
Ivy Bridge	5	1	
Sandy Bridge	5	1	

https://software.intel.com/sites/landingpage/IntrinsicsGuide/

Raw Double-Precision Throughput



https://www.karlrupp.net/2013/06/cpu-gpu-and-mic-hardware-characteristics-over-time/

Example: SIMD Array Processing

```
for each f in array
    f = sqrt(f)
for each f in array
{
    load f to the floating-point register
    calculate the square root
   write the result from the register to memory
}
for each 4 members in array
    load 4 members to the SSE register
    calculate 4 square roots in one operation
    store the 4 results from the register to memory
                   SIMD style
```

Data-Level Parallelism and SIMD

- SIMD wants adjacent values in memory that can be operated in parallel
- Usually specified in programs as loops

for(i=1000; i>0; i=i-1)
x[i] = x[i] + s;

- How can reveal **more** data-level parallelism than available in a **single** iteration of a loop?
- Unroll loop and adjust iteration rate

Looping in RISC-V

- D Standard Extension (double) builds upon F standard extension (float) Assumptions:
- t1 is initially the address of the element in the array with the highest address
- f0 contains the scalar value s
- 8(t2) is the address of the last element to operate on CODE:

1	Loop:	fld	f2 , 0(t1)	<pre># \$f2=array element</pre>
2		fadd.d	f10, f2, f0	<pre># add s to \$f2</pre>
3		fsd	f10, 0(t1)	<pre># store result</pre>
4		addi	t1, t1, -8	# t1 = t1 - 8
5		bne	t1, t2, Loop	<pre># repeat loop if t1 != t2</pre>

Loop:			
	fld	f2 ,	0(t1)
	fadd.d	f10,	f2, f0
	fsd	f10,	0(t1)
	fld	f3 ,	-8(t1)
	fadd.d	f11,	f3, f0
	fsd	f11,	-8(' t1)
	fld	f4 ,	-16(t1)
	fadd.d	f12,	f4, f0
	fsd	f12,	-16(t1)
	fld	f5 ,	-24(t1)
	fadd.d	f13,	f5, f0
	fsd	f13,	-24(t1)
	addi	t1, t	t1, -32
	bne	t1, t	2, Loop

Loop Unrolled

NOTE:

- Only 1 Loop Overhead every 4 iterations 1.
- This unrolling works if 2.

 $loop_limit(mod 4) = 0$

3. Using different registers for each iteration eliminates data hazards in pipeline

Loop Unrolled Scheduled

1	Loop:			Loop officied Schedule
2		fld	f2 , 0(t1)	
3		fld	f3 , -8(t1)	4 Loads side-by-side:
4		fld	f4 , -16(t1)	Could replace with 4-wide SIMD Load
5		fld	f5 , -24(t1)	
6				
7		fadd.d	f10, f2, f0	
8		fadd.d	f11, f3, f0	4 Adds side-by-side:
9		fadd.d	f12, f4, f0	Could replace with 4-wide SIMD Add
10		fadd.d	f13, f5, f0 🗕	
11				
12		fsd	f10, 0(t1)	
13		fsd	f11, -8(1t1)	4 Stores side-by-side:
14		fsd	f12, -16(t1)	Could replace with 4-wide SIMD Store
15		fsd	f13, -24(t1)	
16				
17		addi	t1, t1, -32	
18		bne	t1, t2, Loop	

Loop Unrolling in C

Instead of compiler doing loop unrolling, could do it yourself in C

for(i=1000; i>0; i=i-1)
 x[i] = x[i] + s;

Could be rewritten What is downside of doing it in C?
 for(i=1000; i>0; i=i-4) {

$$x[i] = x[i] + s;$$

$$x[i-1] = x[i-1] + s;$$

$$x[i-2] = x[i-2] + s;$$

$$x[i-3] = x[i-3] + s;$$

}

Generalizing Loop Unrolling

- A loop of **n iterations**
- **k copies** of the body of the loop
- Assuming (n mod k) ≠ 0


Then we will run the loop with 1 copy of the body (n mod k) times and with k copies of the body floor(n/k) times


RISC-V Vector Extension

- 32 vector registers
- Need to setup length of data and number of parallel registers to work on before usage (vconfig)!
- vflw.s: vector float load word .
 stride: load a single word, put in v1 'vector length' times
- vsetvl: ask for certain vector length – hardware knows what it can do (maxvl)!

```
# assume x1 contains size of array
 1
 2
        # assume t1 contains address of array
        # assume x4 contains address of scalar s
 4
        vconfig 0x63  # 4 vreqs, 32b data (float)
        vflw.s v1.s, 0(x4) # load scalar value into v1
    loop
 8
                            # will set vl and x2 both to min(maxvl, x1)
        vsetvl x2, x1
 9
        vflw v0, 0(t1)
                            # will load 'vl' elements out of 'vec'
10
        vfadd.s v2, v1, v0
                            # do the add
        vsw v2, 0(t1)
                            # store result back to 'vec'
11
                            # bytes consumed from 'vec' (x2 * sizeof(float))
12
        slli x5, x2, 2
13
        add t1, t1, x5
                            # increment 'vec' pointer
14
        sub x1, x1, x2
                            # subtract from total (x1) work done this iteration (x2)
        bne x1, x0, loop
                            # if x1 not yet zero, still work to do
15
```

Hardware Support up to CPU





1st clock:

Number of lanes is transparent to programmer Same code runs independent of # of lanes

31

a+i, b+j, c+k, d+l, e+m, 0, 0, 0

Example: Add Two Single-Precision Floating-Point Vectors

Computation to be performed:

vec_res.x = v1.x + v2.x; men
vec_res.y = v1.y + v2.y; add
vec_res.z = v1.z + v2.z; pack
vec_res.w = v1.w + v2.w;

mov a ps : **mov**e from mem to XMM register, memory **a**ligned, **p**acked **s**ingle precision

add ps : **add** from mem to XMM register, **p**acked **s**ingle precision

mov a ps : **mov**e from XMM register to mem, memory **a**ligned, **p**acked **s**ingle precision

SSE Instruction Sequence:

(Note: Destination on the right in x86 assembly) movaps address-of-v1, %xmm0

// v1.w | v1.z | v1.y | v1.x -> xmm0
addps address-of-v2, %xmm0

// v1.w+v2.w | v1 +v2.z | v1.y+v2.y | v1.x+v2.x -> xmm0
movaps %xmm0, address-of-vec_res

Intel SSE Intrinsics

- Intrinsics are C functions and procedures for inserting assembly language into C code, including SSE instructions
 - With intrinsics, can program using these instructions indirectly
 - One-to-one correspondence between SSE instructions and intrinsics

Example SSE Intrinsics

Intrinsics:

Corresponding SSE instructions:

- Vector data type: m128d
- Load and store operations:
 - _mm_load_pd _mm_store_pd _mm_loadu_pd _mm_storeu_pd

MOVAPD/aligned, packed double MOVAPD/aligned, packed double MOVUPD/unaligned, packed double MOVUPD/unaligned, packed double

Load and broadcast across vector

_mm_load1_pd

• Arithmetic:

_mm_add_pd _mm_mul_pd MOVSD + shuffling/duplicating

ADDPD/add, packed double MULPD/multiple, packed double

Definition of Matrix Multiply:

$$C_{i,j} = (A \times B)_{i,j} = \sum_{k=1}^{2} A_{i,k} \times B_{k,j}$$


$$\begin{bmatrix} A_{1,1} & A_{1,2} \\ A_{2,1} & A_{2,2} \end{bmatrix} \times \begin{bmatrix} B_{1,1} & B_{1,2} \\ B_{2,1} & B_{2,2} \end{bmatrix} = \begin{bmatrix} C_{1,1} = A_{1,1}B_{1,1} + A_{1,2}B_{2,1} & C_{1,2} = A_{1,1}B_{1,2} + A_{1,2}B_{2,2} \\ C_{2,1} = A_{2,1}B_{1,1} + A_{2,2}B_{2,1} & C_{2,2} = A_{2,1}B_{1,2} + A_{2,2}B_{2,2} \\ C_{2,1} = A_{2,1}B_{1,1} + A_{2,2}B_{2,1} & C_{2,2} = A_{2,1}B_{1,2} + A_{2,2}B_{2,2} \\ A_{2,1} = \begin{bmatrix} C_{1,1} = 1 + 1 + 0 + 2 = 1 & C_{1,2} = 1 + 3 + 0 + 4 = 3 \\ C_{2,1} = 0 + 1 + 1 + 2 = 2 & C_{2,2} = 0 + 3 + 1 + 4 = 4 \end{bmatrix}$$

Definition of Matrix Multiply:

$$C_{i,j} = (A \times B)_{i,j} = \sum_{k=1}^{2} A_{i,k} \times B_{k,j}$$

$$\begin{bmatrix} A_{1,1} & A_{1,2} \\ A_{2,1} & A_{2,2} \end{bmatrix} \times \begin{bmatrix} B_{1,1} & B_{1,2} \\ B_{2,1} & B_{2,2} \end{bmatrix} = \begin{bmatrix} C_{1,1} = A_{1,1}B_{1,1} + A_{1,2}B_{2,1} & C_{1,2} = A_{1,1}B_{1,2} + A_{1,2}B_{2,2} \\ C_{2,1} = A_{2,1}B_{1,1} + A_{2,2}B_{2,1} & C_{2,2} = A_{2,1}B_{1,2} + A_{2,2}B_{2,2} \\ C_{2,1} = A_{2,1}B_{1,1} + A_{2,2}B_{2,1} & C_{2,2} = A_{2,1}B_{1,2} + A_{2,2}B_{2,2} \\ \end{bmatrix} \begin{bmatrix} 1 & 0 \\ x & 2 & 4 \end{bmatrix} \times \begin{bmatrix} 1 & 3 \\ 2 & 4 \end{bmatrix} = \begin{bmatrix} C_{1,1} = 1 + 1 + 0 + 2 = 1 & C_{1,2} = 1 + 3 + 0 + 4 = 3 \\ C_{2,1} = 0 + 1 + 1 + 2 = 2 & C_{2,2} = 0 + 3 + 1 + 4 = 4 \end{bmatrix}$$

- Using the XMM registers
 - 64-bit/double precision/two doubles per XMM reg



Initialization



$$\begin{bmatrix} A_{1,1} & A_{1,2} \\ & & \\$$

Initialization

$$\begin{array}{c|ccccc}
C_1 & 0 & 0 \\
C_2 & 0 & 0 \\
\end{array}$$

• i = 1

$$\begin{array}{c|c} B_{1} & B_{1,1} & B_{1,1} \\ B_{2} & B_{1,2} & B_{1,2} \end{array}$$

_mm_load_pd: Load 2 doubles into XMM
reg, Stored in memory in Column order

$$\begin{bmatrix} A_{1,1} & A_{1,2} \\ A_{2,1} & A_{2,2} \end{bmatrix} \times \begin{bmatrix} B_{1,1} & B_{1,2} \\ B_{2,1} & B_{2,2} \end{bmatrix} = \begin{bmatrix} C_{1,1} = A_{1,1}B_{1,1} + A_{1,2}B_{2,1} & C_{1,2} = A_{1,1}B_{1,2} + A_{1,2}B_{2,2} \\ C_{2,1} = A_{2,1}B_{1,1} + A_{2,2}B_{2,1} & C_{2,2} = A_{2,1}B_{1,2} + A_{2,2}B_{2,2} \end{bmatrix}$$

• First iteration intermediate result

$$\begin{array}{c|cccc} C_1 & 0 + A_{1,1}B_{1,1} & 0 + A_{2,1}B_{1,1} \\ C_2 & 0 + A_{1,1}B_{1,2} & 0 + A_{2,1}B_{1,2} \end{array}$$

c1 = _mm_add_pd(c1,_mm_mul_pd(a,b1)); c2 = _mm_add_pd(c2,_mm_mul_pd(a,b2)); SSE instructions first do parallel multiplies and then parallel adds in XMM registers

• i = 1

$$\begin{array}{c|ccccc} B_{1} & B_{1,1} & B_{1,1} \\ B_{2} & B_{1,2} & B_{1,2} \end{array}$$

_mm_load_pd: Stored in memory in Column order

$$\begin{bmatrix} A_{1,1} \\ A_{2,1} \end{bmatrix} = \begin{bmatrix} C_{1,1} = A_{1,1}B_{1,1} + A_{1,2}B_{2,1} \\ C_{2,1} = A_{2,1}B_{1,1} + A_{2,2}B_{2,1} \end{bmatrix} = \begin{bmatrix} C_{1,2} = A_{1,1}B_{1,2} + A_{1,2}B_{2,2} \\ C_{2,1} = A_{2,1}B_{1,1} + A_{2,2}B_{2,1} \end{bmatrix} = \begin{bmatrix} C_{1,2} = A_{2,1}B_{1,2} + A_{2,2}B_{2,2} \\ C_{2,1} = A_{2,1}B_{1,1} + A_{2,2}B_{2,1} \end{bmatrix} = \begin{bmatrix} C_{1,2} = A_{2,1}B_{1,2} + A_{2,2}B_{2,2} \\ C_{2,1} = A_{2,1}B_{1,1} + A_{2,2}B_{2,1} \end{bmatrix} = \begin{bmatrix} C_{1,2} = A_{2,1}B_{1,2} + A_{2,2}B_{2,2} \\ C_{2,1} = A_{2,1}B_{1,1} + A_{2,2}B_{2,1} \end{bmatrix} = \begin{bmatrix} C_{1,2} = A_{2,1}B_{1,2} + A_{2,2}B_{2,2} \\ C_{2,1} = A_{2,1}B_{1,1} + A_{2,2}B_{2,1} \end{bmatrix} = \begin{bmatrix} C_{1,2} = A_{2,1}B_{1,2} + A_{2,2}B_{2,2} \\ C_{2,1} = A_{2,1}B_{1,1} + A_{2,2}B_{2,1} \end{bmatrix} = \begin{bmatrix} C_{1,2} = A_{2,1}B_{1,2} + A_{2,2}B_{2,2} \\ C_{2,1} = A_{2,1}B_{1,1} + A_{2,2}B_{2,1} \end{bmatrix} = \begin{bmatrix} C_{1,2} = A_{2,1}B_{1,2} + A_{2,2}B_{2,2} \\ C_{2,2} = A_{2,1}B_{1,2} + A_{2,2}B_{2,2} \end{bmatrix} = \begin{bmatrix} C_{1,2} = A_{2,1}B_{1,2} + A_{2,2}B_{2,2} \\ C_{2,2} = A_{2,1}B_{1,2} + A_{2,2}B_{2,2} \end{bmatrix} = \begin{bmatrix} C_{1,2} = A_{2,1}B_{1,2} + A_{2,2}B_{2,2} \\ C_{2,2} = A_{2,1}B_{1,2} + A_{2,2}B_{2,2} \end{bmatrix} = \begin{bmatrix} C_{1,2} = A_{2,1}B_{1,2} + A_{2,2}B_{2,2} \\ C_{2,2} = A_{2,1}B_{1,2} + A_{2,2}B_{2,2} \end{bmatrix} = \begin{bmatrix} C_{1,2} = A_{2,2}B_{2,2} \\ C_{2,2} = A_{2,1}B_{2,2} \end{bmatrix} = \begin{bmatrix} C_{1,2} = A_{2,2}B_{2,2} \\ C_{2,2} = A_{2,2}B_{2,2} \end{bmatrix} = \begin{bmatrix} C_{1,2} = A_{2,2}B_{2,2} \\ C_{2,2} = A_{2,2}B_{2,2} \end{bmatrix} = \begin{bmatrix} C_{1,2} = A_{2,2}B_{2,2} \\ C_{2,2} = A_{2,2}B_{2,2} \end{bmatrix} = \begin{bmatrix} C_{1,2} = A_{2,2}B_{2,2} \\ C_{2,2} = A_{2,2}B_{2,2} \end{bmatrix} = \begin{bmatrix} C_{1,2} = A_{2,2}B_{2,2} \\ C_{2,2} = A_{2,2}B_{2,2} \end{bmatrix} = \begin{bmatrix} C_{1,2} = A_{2,2}B_{2,2} \\ C_{2,2} = A_{2,2}B_{2,2} \end{bmatrix} = \begin{bmatrix} C_{1,2} = A_{2,2}B_{2,2} \\ C_{2,2} = A_{2,2}B_{2,2} \end{bmatrix} = \begin{bmatrix} C_{1,2} = A_{2,2}B_{2,2} \\ C_{2,2} = A_{2,2}B_{2,2} \end{bmatrix} = \begin{bmatrix} C_{1,2} = A_{2,2}B_{2,2} \\ C_{2,2} = A_{2,2}B_{2,2} \end{bmatrix} = \begin{bmatrix} C_{1,2} = A_{2,2}B_{2,2} \\ C_{2,2} = A_{2,2}B_{2,2} \end{bmatrix} = \begin{bmatrix} C_{1,2} = A_{2,2}B_{2,2} \\ C_{2,2} = A_{2,2}B_{2,2} \end{bmatrix} = \begin{bmatrix} C_{1,2} = A_{2,2}B_{2,2} \\ C_{2,2} = A_{2,2}B_{2,2} \end{bmatrix} = \begin{bmatrix} C_{1,2} = A_{2,2}B_{2,2} \\ C_{2,2} = A_{2,2}B_{2,2} \end{bmatrix} = \begin{bmatrix} C_{1,2} = A_{2,2}B_{2,2} \\ C_{2,2} = A_{2,2}B_{2,2} \end{bmatrix} = \begin{bmatrix} C_{1,2} = A_{2,2}B_{2,2} \\ C_{2,2} = A_{2,2}$$

First iteration intermediate result

$$\begin{array}{c|cccc} C_1 & 0 + A_{1,1}B_{1,1} & 0 + A_{2,1}B_{1,1} \\ C_2 & 0 + A_{1,1}B_{1,2} & 0 + A_{2,1}B_{1,2} \end{array}$$

c1 = _mm_add_pd(c1,_mm_mul_pd(a,b1)); c2 = _mm_add_pd(c2,_mm_mul_pd(a,b2)); SSE instructions first do parallel multiplies and then parallel adds in XMM registers

• i = 2

$$B_1$$
 $B_{2,1}$
 $B_{2,1}$
 B_2
 $B_{2,2}$
 $B_{2,2}$

_mm_load_pd: Stored in memory in Column order

Second iteration intermediate result

$$\begin{array}{cccc} & C_{1,1} & C_{2,1} \\ C_1 & A_{1,1}B_{1,1} + A_{1,2}B_{2,1} & A_{2,1}B_{1,1} + A_{2,2}B_{2,1} \\ C_2 & A_{1,1}B_{1,2} + A_{1,2}B_{2,2} & A_{2,1}B_{1,2} + A_{2,2}B_{2,2} \\ & & C_{1,2} & C_{2,2} \end{array}$$

• i = 2

c1 = _mm_add_pd(c1,_mm_mul_pd(a,b1)); c2 = _mm_add_pd(c2,_mm_mul_pd(a,b2)); SSE instructions first do parallel multiplies and then parallel adds in XMM registers

_mm_load_pd: Stored in memory in Column order

Example: 2 x 2 Matrix Multiply (Part 1 of 2)

<pre>#include <stdio.h> // header file for SSE compiler intrinsics #include <emmintrin.h></emmintrin.h></stdio.h></pre>	
// NOTE: vector registers will be represented in // comments as v1 = [a b] // where v1 is a variable of typem128d and // a, b are doubles	
<pre>int main(void) { // allocate A,B,C aligned on 16-byte boundaries double A[4]attribute ((aligned (16))); double B[4]attribute ((aligned (16))); double C[4]attribute ((aligned (16))); int Ida = 2; int i = 0; // declare several 128-bit vector variables m128d c1,c2,a,b1,b2;</pre>	

// Initialize A, B	, C for example
/* A =	(note column order!)
10	
01	
*/	
A[0] = 1.0; A[1	A[2] = 0.0; A[2] = 0.0; A[3] = 1.0;
/* B =	(note column order!)
13	
24	
*/	
B[0] = 1.0; B[1] = 2.0; B[2] = 3.0; B[3] = 4.0;
/* C =	(note column order!)
00	
00	
*/	
,	L] = 0.0; C[2] = 0.0; C[3] = 0.0;

Example: 2 x 2 Matrix Multiply (Part 2 of 2)

// used aligned loads to set $//c1 = [c \ 11 | c \ 21]$ $c1 = _mm_load_pd(C+0*lda);$ // c2 = [c 12 | c 22] c2 = mm load pd(C+1*lda);for (i = 0; i < 2; i++) { /* a = *i* = 0: [*a* 11 | *a* 21] i = 1: [a_12 | a 22] */ a = mm load pd(A+i*lda);/* b1 = *i* = 0: [*b* 11 | *b* 11] i = 1: [b 21 | b 21] */ $b1 = mm \log 1 pd(B+i+0*Ida);$ /* b2 = *i* = 0: [*b* 12 | *b* 12] i = 1: [b_22 | b 22] */ b2 = mm load1 pd(B+i+1*lda);

/* c1 =
 i = 0: [c_11 + a_11*b_11 | c_21 + a_21*b_11]
 i = 1: [c_11 + a_21*b_21 | c_21 + a_22*b_21]
 */
 c1 = _mm_add_pd(c1,_mm_mul_pd(a,b1));
 /* c2 =
 i = 0: [c_12 + a_11*b_12 | c_22 + a_21*b_12]
 i = 1: [c_12 + a_21*b_22 | c_22 + a_22*b_22]
 */
 c2 = _mm_add_pd(c2,_mm_mul_pd(a,b2));

// store c1,c2 back into C for completion
_mm_store_pd(C+0*lda,c1);
_mm_store_pd(C+1*lda,c2);

// print C
printf("%g,%g\n%g,%g\n",C[0],C[2],C[1],C[3]);
return 0;

And in Conclusion, ...

- Amdahl's Law: Serial sections limit speedup
- Flynn Taxonomy
- Intel SSE SIMD Instructions
 - Exploit data-level parallelism in loops
 - One instruction fetch that operates on multiple operands simultaneously
 - 128-bit XMM registers
- SSE Instructions in C
 - Embed the SSE machine instructions directly into C programs through use of intrinsics
 - Achieve efficiency beyond that of optimizing compiler