



信息科学与技术学院
School of Information Science and Technology

Lecture 5

Digital Building Blocks

Junrui Liang
ShanghaiTech University



Introduction to Information Science and Technology (Electronics)

ShanghaiTech University



信息科学与技术学院
School of Information Science and Technology

Outlines

- Decoder
- Arithmetic circuits
 - » Adder
 - » Subtractor
 - » Comparator
 - » Arithmetic Logic Unit (ALU)
 - » Multiplier
- How computer works according to the codes?
- Memory arrays
- Logic arrays

Introduction to Information Science and Technology (Electronics)

ShanghaiTech University



Outlines

- **Decoder**
- Arithmetic circuits
 - » Adder
 - » Subtractor
 - » Comparator
 - » Arithmetic Logic Unit (ALU)
 - » Multiplier
- How computer works according to the codes?
- Memory arrays
- Logic arrays



How do we communicate with computers?


 Normal people's
 language (dec)

0	8
1	9
2	10
3	11
4	12
5	13
6	14
7	15


 Programmers'
 language (hex)

0x0	0x8
0x1	0x9
0x2	0xA
0x3	0xB
0x4	0xC
0x5	0xD
0x6	0xE
0x7	0xF


 Machines'
 language (bin)

0000	1000
0001	1001
0010	1010
0011	1011
0100	1100
0101	1101
0110	1110
0111	1111



 Normal people's
 understanding

 the simplest seven-
 segment display

(Figures are from internet)



Seven Segment Decoder





(Figures are from internet)



The BCD to Seven-Segment Decoder

• Truth table

DECIMAL	D	C	B	A	a	b	c	d	e	f	g	7-LED
0	0	0	0	0	0	0	0	0	0	0	1	0
1	0	0	0	1	1	0	0	1	1	1	1	1
2	0	0	1	0	0	0	1	0	0	1	0	2
3	0	0	1	1	0	0	0	0	0	1	1	0
4	0	1	0	0	1	0	0	1	1	0	0	4
5	0	1	0	1	0	1	0	0	1	0	0	5
6	0	1	1	0	1	1	0	0	0	0	0	6
7	0	1	1	1	0	0	0	0	1	1	1	7
8	1	0	0	0	0	0	0	0	0	0	0	8
9	1	0	0	1	0	0	0	0	1	1	0	9
10	1	0	1	0	1	1	0	0	0	0	1	0
11	1	0	1	1	1	1	0	0	0	1	1	0
12	1	1	0	0	1	0	1	1	1	0	0	0
13	1	1	0	1	0	1	1	0	1	0	0	0
14	1	1	1	0	1	1	1	0	0	0	0	0
15	1	1	1	1	1	1	1	1	1	1	1	0



Example: $c = CD + \overline{ABC} = \overline{CD} \overline{ABC}$

(Figures are from internet)

74LS48 BCD to 7-Segment Decoder



Outlines

- Decoder
- **Arithmetic circuits**
 - » Adder
 - » Subtractor
 - » Comparator
 - » Arithmetic Logic Unit (ALU)
 - » Multiplier
- How computer works according to the codes?
- Memory arrays
- Logic arrays



Arithmetic Circuits

- The *central building blocks* of computers
- Perform many arithmetic functions:
 - » Addition 加法
 - » Subtraction 减法
 - » Comparisons 比较
 - » Shifts 移位
 - » Multiplication 成分
 - » Division 除法



Outlines

- Decoder
- **Arithmetic circuits**
 - » **Adder**
 - » Subtractor
 - » Comparator
 - » Arithmetic Logic Unit (ALU)
 - » Multiplier
- How computer works according to the codes?
- Memory arrays
- Logic arrays



How to add binary numbers?

- Decimal addition
- Binary addition

$$\begin{array}{r}
 1 \\
 23 \\
 + 28 \\
 \hline
 51
 \end{array}$$

$$\begin{array}{r}
 1 \quad 1 \\
 10111 \\
 + 11100 \\
 \hline
 110011
 \end{array}$$

$$51_{10} = 110011_2$$




Half Adder

Inputs		Outputs	
A	B	C_{out}	S
0	0	0	0
1	0	0	1
0	1	0	1
1	1	1	0


The sum: $S = A \oplus B$

The carry (out): $C = AB$

Logic diagram



Symbol



Full Adder

Inputs			Outputs	
A	B	C_{in}	C_{out}	S
0	0	0	0	0
1	0	0	0	1
0	1	0	0	1
1	1	0	1	0
0	0	1	0	1
1	0	1	1	0
0	1	1	1	0
1	1	1	1	1

$$S = (A \oplus B) \bar{C}_{in} + (\overline{A \oplus B}) C_{in}$$


$$= A \oplus B \oplus C_{in}$$

$$C_{out} = AB \bar{C}_{in} + A \bar{B} C_{in} + \bar{A} B C_{in} + ABC_{in}$$


$$= AB + (A + B) C_{in}$$

$$\text{or } AB + (A \oplus B) C_{in}$$

Logic diagram



Symbol





Outlines

- Decoder
- **Arithmetic circuits**
 - » Adder
 - » **Subtractor**
 - » Comparator
 - » Arithmetic Logic Unit (ALU)
 - » Multiplier
- How computer works according to the codes?
- Memory arrays
- Logic arrays



How computer reads negative number

- Unsigned and signed binary numbers
 - » 8 bit unsigned number
0 to 255, i.e., 0 ~ 0xFF
 - » 8 bit signed number
-128 to 127, i.e., ?? to 0x7F


How does the computer
knows the minus sign “-”?
- Two's Complement Numbers (2的补数)
 1. Invert all bits
 2. Add “1” to the last significant bit

Example for four bits number:

$$5_{10} = 0101_2$$

$$(-5)_{10} = 1010_2 + 1$$

$$= 1011_2$$





Binary Subtraction

- Decimal subtraction
- Binary subtraction

$$\begin{array}{r}
 15 \\
 - 5 \\
 \hline
 10
 \end{array}$$

$$\begin{array}{r}
 15 \\
 + (-5) \\
 \hline
 10
 \end{array}$$


$$\begin{array}{r}
 1\ 1\ 1\ 1\ 1\ 1\ 1\ 1\ (\text{carry}) \\
 0\ 0\ 0\ 0\ 1\ 1\ 1\ 1 \\
 + 1\ 1\ 1\ 1\ 1\ 0\ 1\ 1 \\
 \hline
 0\ 0\ 0\ 0\ 1\ 0\ 1\ 0
 \end{array}$$

$(10_{10} = 1010_2)$




Subtractor

- Symbol
- Implementation



$$Y = A - B = A + \bar{B} + 1$$






Outlines

- Decoder
- **Arithmetic circuits**
 - » Adder
 - » Subtractor
 - » **Comparator**
 - » Arithmetic Logic Unit (ALU)
 - » Multiplier
- How computer works according to the codes?
- Memory arrays
- Logic arrays



Equality Comparator





Magnitude Comparator


- Truth table of 2-bit magnitude comparator

x_1	x_0	y_1	y_0	$x < y$	$x = y$	$x > y$
0	0	0	0	0	1	0
0	0	0	1	1	0	0
0	0	1	0	1	0	0
0	0	1	1	1	0	0
0	1	0	0	0	0	1
0	1	0	1	0	1	0
0	1	1	1	1	0	0
1	0	0	0	0	0	1
1	0	0	1	0	0	1
1	0	1	0	0	1	0
1	0	1	1	1	0	0
1	1	0	0	0	0	1
1	1	0	1	0	0	1
1	1	1	0	0	0	1
1	1	1	1	0	1	0

$$S_{X>Y} = X_1X_0\bar{Y}_1 + X_0\bar{Y}_0\bar{Y}_1 + X_1\bar{Y}_1$$

$$S_{X<Y} = \bar{X}_0Y_0Y_1 + \bar{X}_1Y_0 + \bar{X}_1Y_1$$

$$S_{X=Y} = \overline{S_{X>Y} + S_{X<Y}}$$




Outlines

- Decoder
- **Arithmetic circuits**
 - » Adder
 - » Subtractor
 - » Comparator
 - » **Arithmetic Logic Unit (ALU)**
 - » Multiplier
- How computer works according to the codes?
- Memory arrays
- Logic arrays



Arithmetic Logic Unit (ALU)


- Combines a variety of **mathematical** and **logical operations** into a single unit
- a combinational logic circuit



$F_{2:0}$	Function
000	A AND B
001	A OR B
010	A + B
011	not used
100	A AND \bar{B}
101	A OR \bar{B}
110	A - B
111	SLT



Example: the 74181, a four-bit ALU



Pin Names	Description
$\bar{A}0-\bar{A}3$	Operand Inputs (Active LOW)
$\bar{B}0-\bar{B}3$	Operand Inputs (Active LOW)
S0-S3	Function Select Inputs
M	Mode Control Input
C_n	Carry Input
$\bar{F}0-\bar{F}3$	Function Outputs (Active LOW)
A = B	Comparator Output
\bar{G}	Carry Generate Output (Active LOW)
\bar{P}	Carry Propagate Output (Active LOW)
C_{n+4}	Carry Output




Function Table

S3	S2	S1	S0	Logic (M = H)	Arithmetic (Note 2) (M = L) (C _n = L)
L	L	L	L	\bar{A}	A minus 1
L	L	L	H	$\bar{A}\bar{B}$	AB minus 1
L	L	H	L	$\bar{A} + \bar{B}$	$\bar{A}\bar{B}$ minus 1
L	L	H	H	Logic 1	minus 1
L	H	L	L	$\bar{A} + \bar{B}$	A plus (A + \bar{B})
L	H	L	H	\bar{B}	AB plus (A + \bar{B})
L	H	H	L	$\bar{A} \oplus \bar{B}$	A minus B minus 1
L	H	H	H	A + \bar{B}	A + \bar{B}
H	L	L	L	$\bar{A}B$	A plus (A + B)
H	L	L	H	A \oplus B	A plus B
H	L	H	L	B	$\bar{A}\bar{B}$ plus (A + B)
H	L	H	H	A + B	A + B
H	H	L	L	Logic 0	A plus A (Note 1)
H	H	L	H	$\bar{A}\bar{B}$	AB plus A
H	H	H	L	AB	$\bar{A}\bar{B}$ minus A
H	H	H	H	A	A



Realization





Outlines

- Decoder
- **Arithmetic circuits**
 - » Adder
 - » Subtractor
 - » Comparator
 - » Arithmetic Logic Unit (ALU)
 - » **Multiplier**
- How computer works according to the codes?
- Memory arrays
- Logic arrays




One Bit Multiplication

- Truth table

$$P = A \times B$$

A	B	P
0	0	0
0	1	0
1	0	0
1	1	1

Just an AND gate





More Bits Multiplication

- Decimal

$$\begin{array}{r} 230 \\ \times 42 \\ \hline 460 \\ + 920 \\ \hline 9660 \end{array}$$

multiplicand
 multiplier
 partial
 products

result

$$230 \times 42 = 9660$$


- Binary

$$\begin{array}{r} 0101 \\ \times 0111 \\ \hline 0101 \\ 0101 \\ 0101 \\ + 0000 \\ \hline 0100011 \end{array}$$

$$5 \times 7 = 35$$



Implementation






Outlines

- Decoder
- Arithmetic circuits
 - » Adder
 - » Subtractor
 - » Comparator
 - » Arithmetic Logic Unit (ALU)
 - » Multiplier
- **How computer works according to the codes?**
- Memory arrays
- Logic arrays



Assembly Language (汇编语言)

- A low-level programming language
- First layer of human readable code
- Strong correspondence to particular computer architecture's machine code instructions
- Example: *MIPS*, a reduced instruction set computer (RISC) instruction set architecture (ISA)





Example: Doing Addition with MIPS

- In C or Java

$$z = w + y;$$

- With MIPS

```

la $t0, w           # put address of w into $t0
lw $s0, 0($t0)     # put contents of w into $s0
la $t1, y           # put address of y into $t1
lw $s1, 0($t1)     # put contents of y into $s1
add $s2, $s0, $s1  # add w + y, put result in $s2
la $t2, z           # put address of z into $t2
sw $s2, 0($t2)     # put contents of $s2 into z
  
```

offset base address

lw \$s0, 0(\$t0)

registers



MIPS Instruction

- Instruction set



Type	31	format (bits)				 0
R	opcode (6)	rs (5)	rt (5)	rd (5)	shamt (5)	funct (6)	
I	opcode (6)	rs (5)	rt (5)	immediate (16)			
J	opcode (6)	address (26)					

» R for registers; I for immediate value; J for jump

- Examples

Assembly Code	Field Values						Machine Code					
	op	rs	rt	rd	shamt	funct	op	rs	rt	rd	shamt	funct
add \$t0, \$s4, \$s5	0	20	21	8	0	32	000000	10100	10101	01000	00000	100000
	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	0	2	9	5	4	0 2 0


(0x02954020)






Memory array

- Two-dimensional array of memory cells
- The row is specified as *Address*
- Each row of data is called a *Word*
- The array contains 2^N *M-bit* words
- *Depth* = 2^N
- *Width* = 2^M
- Types:
 - » Dynamic random access memory (DRAM)
 - » Static random access memory (SRAM)
 - » Read only memory (ROM)
 - » etc.




Example: 4 × 3 Memory Array






Volatile Memory

- Dynamic Random Access Memory (DRAM)



- Static Random Access Memory (SRAM)



Memory Comparison


- The best memory type for a particular design depends on the *speed*, *cost*, and *power constraints*.

Memory Type	Transistors per Bit Cell	Latency
flip-flop	~20	fast
SRAM	6	medium
DRAM	1	slow




Nonvolatile Memory

- Read only memory (ROM)



ROM bit cells



Programmable ROM

- modern ROMs can programmed (written) as well.
- Generally, ROMs take a longer time to write than RAMs, but are nonvolatile.



Outlines

- Decoder
- Arithmetic circuits
 - » Adder
 - » Subtractor
 - » Comparator
 - » Arithmetic Logic Unit (ALU)
 - » Multiplier
- How computer works according to the codes?
- Memory arrays
- Logic arrays**




Logic array

- Gates organized into regular arrays, whose connections are programmable
 - » Reconfigurable by software tools
 - » Mass produced in large quantities
 - » Inexpensive
 - » Fast I/Os
- Technologies
 - » Programmable logic arrays (PLAs)
 - Older technologies
 - perform only combinational logic functions
 - » Field programmable gate arrays (FPGAs)
 - perform both combinational and sequential logic



Programmable logic arrays (PLAs)

- Two-level combinational logic in sum-of-products (SOP) form
- built from an AND array followed by an OR array




$$X = \bar{A}\bar{B}C + A\bar{B}\bar{C}$$

$$Y = A\bar{B}$$




Dot Notation



Field programmable gate arrays (FPGAs)

- More powerful and more flexible than PLAs
- Can implement both combinational and sequential logic
- Can also implement multilevel logic functions
- Integrate other useful features such as built-in multipliers, high-speed I/Os, large RAM arrays, processors, etc.





A Logic Cell

