# CS 110 Computer Architecture Review for Midterm I 

Instructor:
Sören Schwertfeger
http://shtech.org/courses/ca/
School of Information Science and Technology SIST
ShanghaiTech University
Slides based on UC Berkley's CS61C

## Midterm I

- Date: Tuesday, Apr. 11
- Time: 10:15-12:15 (normal lecture slot)
- Venue: Teaching Center 201 + 203
- One empty seat between students
- Closed book:
- You can bring one A4 page with notes (both sides; English preferred; Chinese is OK): Write your Chinese and Pinyin name on the top!
- You will be provided with the MIPS "green sheet"
- No other material allowed!


## Midterm I

- Switch cell phones off! (not silent mode - off!)
- Put them in your bags.
- Bags under the table. Nothing except paper, pen, 1 drink, 1 snack on the table!
- No other electronic devices are allowed!
- No ear plugs, music, smartwatch...
- Anybody touching any electronic device will FAIL the course!
- Anybody found cheating (copy your neighbors answers, additional material, ...) will FAIL the course!


## Midterm I

- Ask questions today!
- Discussion is Q\&A session
- Suggest topics for review in piazza!
- Next week example questions.
- This review session does not/ can not cover all possible topics!
- No Lab next week... No HW next week...


## Content

- Main topics
- Number representation
- C
- MIPS
- Plus general "Computer Architecture" knowledge
- Everything till lecture 8 CALL - including lecture 8


## First finish last weeks lecture...

## Hyperthreading



- Duplicate all elements that hold the state (registers)
- Use the same CL blocks
- Use muxes to select which state to use every clock cycle
- => run 2 totally independent threads (same memory -> shared memory!)
- Speedup?
- No obvious speedup - make use of CL blocks in case of unavailable resources (e.g. wait for memory)


## Intel Nehalem i7

- Hyperthreading:
- About 5\% die area
- Up to $30 \%$ speed gain (BUT also < 0\% possible)
- Pipeline: 20-24 stages!
- Out-of-order execution

1. Instruction fetch.
2. Instruction dispatch to an instruction queue
3. Instruction: Wait in queue until input operands are available => instruction can leave queue before earlier, older instructions.
4. The instruction is issued to the appropriate functional unit and executed by that unit.
5. The results are queued.
6. Write to register only after all older instructions have their results written.


## Old School Machine Structures



# New-School Machine Structures (It's a bit more complicated!) 

## Software Hardware

- Parallel Requests

Assigned to computer e.g., Search "cats"

- Parallel Threads

Assigned to core
e.g., Lookup, Ads

## Harness

Parallelism \& Achieve High Performance

- Parallel Instructions
>1 instruction @ one time
e.g., 5 pipelined instructions
- Parallel Data
>1 data item @ one time
e.g., Add of 4 pairs of words
- Hardware descriptions

All gates functioning in parallel at same time

## 6 Great Ideas in Computer Architecture

1. Abstraction
(Layers of Representation/Interpretation)
2. Moore's Law (Designing through trends)
3. Principle of Locality (Memory Hierarchy)
4. Parallelism
5. Performance Measurement \& Improvement
6. Dependability via Redundancy

## \#2: Moore's Law



SOURCE: RAY KURZWEIL, "THE SINGULARITY IS NEAR: WHEN HUMANS TRANSCEND BIOLOGY", P.67, THE VIKING PRESS, 2006. DATAPOINTS BETWEEN 2000 AND 2012 REPRESENT BCA ESTIMATES.

## Great Idea \#3: Principle of Locality/ Memory Hierarchy



## Great Idea \#4: Parallelism



## Great Idea \#5: Performance Measurement and Improvement

- Tuning application to underlying hardware to exploit:
- Locality
- Parallelism
- Special hardware features, like specialized instructions (e.g., matrix manipulation)
- Latency
- How long to set the problem up
- How much faster does it execute once it gets going
- It is all about time to finish


## Great Idea \#6:

## Dependability via Redundancy

- Redundancy so that a failing piece doesn't make the whole system fail



## Key Concepts

- Inside computers, everything is a number
- But numbers usually stored with a fixed size
- 8-bit bytes, 16 -bit half words, 32 -bit words, 64 -bit double words, ...
- Integer and floating-point operations can lead to results too big/small to store within their representations: overflow/underflow

Number Representation

## Number Representation

- Value of i-th digit is $d \times$ Base $^{i}$ where i starts at 0 and increases from right to left:
- $123_{10}=1_{10} \times 10_{10}{ }^{2}+2_{10} \times 10_{10}{ }^{1}+3_{10} \times 10_{10}{ }^{0}$

$$
\begin{aligned}
& =1 \times 100_{10}+2 \times 10_{10}+3 \times 1_{10} \\
& =100_{10}+20_{10}+3_{10} \\
& =123_{10}
\end{aligned}
$$

- Binary (Base 2), Hexadecimal (Base 16), Decimal (Base 10) different ways to represent an integer
- We use $1_{\text {two }}, 5_{\text {ten }}, 10_{\text {hex }}$ to be clearer
(vs. $1_{2}, 4_{8}, 5_{10}, 10_{16}$ )


## Number Representation

- Hexadecimal digits:

$$
0,1,2,3,4,5,6,7,8,9, A, B, C, D, E, F
$$

- $\mathrm{FFF}_{\text {hex }}=15_{\text {ten }} \times 16_{\text {ten }}{ }^{2}+15_{\text {ten }} \times 16_{\text {ten }}{ }^{1}+15_{\text {ten }} \times 16_{\text {ten }}{ }^{0}$

$$
\begin{aligned}
& =3840_{\text {ten }}+240_{\text {ten }}+15_{\text {ten }} \\
& =4095_{\text {ten }}
\end{aligned}
$$

- $11111111{1111_{\text {two }}=}=$ FFF $_{\text {hex }}=4095_{\text {ten }}$
- May put blanks every group of binary, octal, or hexadecimal digits to make it easier to parse, like commas in decimal


## Signed Integers and Two's-Complement Representation

- Signed integers in $C$; want $1 / 2$ numbers $<0$, want $1 / 2$ numbers >0, and want one 0
- Two's complement treats 0 as positive, so 32 -bit word represents $2^{32}$ integers from $-2^{31}(-2,147,483,648)$ to $2^{31}-1(2,147,483,647)$
- Note: one negative number with no positive version
- Book lists some other options, all of which are worse
- Every computer uses two's complement today
- Most-significant bit (leftmost) is the sign bit, since 0 means positive (including 0 ), 1 means negative
- Bit 31 is most significant, bit 0 is least significant


## Two's-Complement Integers

## Sign Bit

$00000000000000000000000000000000_{\text {two }}=0_{\text {ten }}$
$00000000000000000000000000000001_{\text {two }}=1_{\text {ten }}$ $0000000000000000000000000000{0011_{\text {two }}=2_{\text {ten }}}$
$0111111111111111111111111111{1101_{\text {two }}=2,147,483,645_{\text {ten }}}$ $0111111111111111111111111111{1110_{\text {two }}=2,147,483,646_{\text {ten }}}$ $0111111111111111111111111111{1111_{\text {two }}=2,147,483,647_{\text {ten }}}$
$15000000000000000000000000000000_{\text {two }}=-2,147,483,648_{\text {ten }}$ 1 1000 $0000000000000000000000000001_{\text {two }}=-2,147,433,647_{\text {ten }}$ $12000000000000000000000000000010_{\text {two }}=-2,147,483,646_{\text {ten }}$
$11111111111111111111111111111101_{\text {two }}=-3_{\text {ten }}$ $1111111111111111111111111111{1110_{\mathrm{two}}=-2_{\text {ten }}}^{1} 1$ $1111111111111111111111111111{1111_{\text {two }}=-1_{\text {ten }}}^{\text {th }}$

## Ways to Make Two's Complement

- For N -bit word, complement to $2_{\text {ten }} \mathrm{N}$
- For 4 bit number $3_{\text {ten }}=0011_{\text {two }}$, two's complement
(i.e. $-3_{\text {ten }}$ ) would be

$$
16_{\mathrm{ten}}-3_{\mathrm{ten}}=13_{\mathrm{ten}} \text { or } 10000_{\mathrm{two}}-0011_{\mathrm{two}}=1101_{\mathrm{two}}
$$

- Here is an easier way:
- Invert all bits and add 1
- Computers actually do it like this, too



## Two’s-Complement Examples

- Assume for simplicity 4 bit width, -8 to +7 represented


Overflow!

| 3 | 0011 | -3 | 1101 |
| :---: | :---: | :---: | :---: |
| $+(-2)$ | $\frac{1110}{1}$ | $\frac{10001}{}$ | $-(-2)$ |
|  |  | $\frac{1110}{1011}$ |  |

Overflow when magnitude of result too big small to fit into result
representation
 Carry out = carry to more significant bits

# Suppose we had a 5-bit word. What integers can be represented in two's complement? 

```
\square -32 to +31
\square to +31
\square -16 to +15
\square-15 to &116
```


# Suppose we had a 5-bit word. What integers can be represented in two's complement? 

```
\square -32 to +31
```

$\square 0$ to +31
$\square-16$ to +15

-     - 155 to fil


## Components of a Computer



## C Programming

## Quiz: Pointers

void foo(int *x, int *y)
\{ int $t$;
if ( *x > *y ) \{ $t={ }^{*} y$; *y $=* x$; *x $=t$; \}
\}
int $a=3, b=2, c=1$;
foo(\&a, \&b);
foo(\&b, \&c);
foo(\&a, \&b);
printf("a=\%d b=\%d c=\%d\n", $a, b, c)$;

$$
\begin{array}{lll}
A: a=3 & b=2 & c=1 \\
B: a=1 & b=2 & c=3
\end{array}
$$

Result is:
C: $a=1 \quad b=3 \quad c=2$
D: $a=3 \quad b=3 \quad c=3$
E: $a=1 \quad b=1 \quad c=1$

## Arrays and Pointers

```
int
foo(int array[],
        unsigned int size)
{
    printf("%d\n", sizeof(array));
}
int
main(void)
{
    int a[10], b[5];
    int c[] = {1, 3, 2, 5, 6};
    ... foo(a, 10)... foo(c, 5)
    printf("%d\n", sizeof(c));
}
```

What does this print?
8
... because array is really a pointer (and a pointer is architecture dependent, but likely to be 8 on modern machines!)

What does this print?

## Quiz:

$$
\begin{aligned}
& \text { int } x[]=\{2,4,6,8,10\} ; \\
& \text { int *p }=x ; \\
& \text { int **pp }=\& p ; \\
& \text { (*pp)++; } \\
& \text { (*(*pp))++; } \\
& \text { printf("\%d\n", *p); }
\end{aligned}
$$

Result is:
A: 2
B: 3
C: 4
D: 5
E: None of the above

## C Memory Management

- Program's address space contains 4 regions:
- stack: local variables inside functions, grows downward
- heap: space requested for dynamic data via malloc(); resizes dynamically, grows upward
- static data: variables declared outside functions, does not grow or shrink. Loaded when program starts, can be modified.
- code: loaded when program starts, does not change



## The Stack

- Every time a function is called, a new frame is allocated on the stack
- Stack frame includes:
- Return address (who called me?)
- Arguments
- Space for local variables
- Stack frames contiguous blocks of memory; stack pointer indicates start of stack frame
- When function ends, stack frame is tossed off the stack; frees memory for future stack frames
- We'll cover details later for MIPS processor

```
fOOA() { foob(); }
foob() { fooC(); }
fooC() { fooD(); }
```

fooA frame
fooB frame
fooC frame
fooD frame

Stack Pointer $\rightarrow$

## Question!

```
int x = 2;
int result;
int foo(int n)
{ int y;
    if (n <= 0) { printf("End case!\n"); return 0; }
    else
    { y = n + foo(n-x);
        return y;
    }
}
result = foo(10);
```

Right after the printf executes but before the return $\mathbf{0}$, how many copies of $\mathbf{x}$ and $\mathbf{y}$ are there allocated in memory?
$A: \# x=1, \# y=1$
$B: \# x=1, \# y=5$
C: $\# x=5, \# y=1$
$D: \# x=1, \# y=6$
E: $\# x=6, \# y=6$

## Faulty Heap Management

- What is wrong with this code?
- Memory leak!

```
int foo() {
    int *value = malloc(sizeof(int));
    *value = 42;
    return *value;
}
```


## Using Memory You Don’t Own

- What is wrong with this code?

```
int* init_array(int *ptr, int new_size) {
    ptr = realloc(ptr, new_size*sizeof(int));
    memset(ptr, 0, new_size*sizeof(int));
    return ptr;
}
int* fill_fibonacci(int *fib, int size) {
    int i;
    init_array(fib, size);
    /* fib[0] = 0; */ fib[1] = 1;
    for (i=2; i<size; i++)
        fib[i] = fib[i-1] + fib[i-2];
        return fib;
}
```


## Using Memory You Don’t Own

- Improper matched usage of mem handles

```
int* init_array(int *ptr, int new_size) {
    ptr = realloc(ptr, new_size*sizeof(int));
    memset(ptr, 0, new_size*sizeof(int));
    return ptr;
}
Remember: rea\10c may move entire block
int* fill_fibonacci(int *fib, int size) {
    int i;
    /* oops, forgot: fib = */ init_array(fib, size);
    /* fib[0] = 0; */ fib[1] = 1;
    for (i=2; i<size; i++)
        fib[i] = fib[i-1] + fib[i-2];
```

What if array is moved to new location?
return fib;
\}

## And In Conclusion, ...

- Pointers are an abstraction of machine memory addresses
- Pointer variables are held in memory, and pointer values are just numbers that can be manipulated by software
- In C, close relationship between array names and pointers
- Pointers know the type of the object they point to (except void *)
- Pointers are powerful but potentially dangerous


## And In Conclusion, ...

- C has three main memory segments in which to allocate data:
- Static Data: Variables outside functions
- Stack: Variables local to function
- Heap: Objects explicitly malloc-ed/free-d.
- Heap data is biggest source of bugs in C code


## In the News... Intel Hyper-Scale

## LOBICTRANGSTORDENSTY



Intel 10 nm is a full generation ahead of other "10 nm" technologies

## Intel's Moores Law interpretation: Cost per transistor halves every 2 years

## SSMOORE'SLAWDEAD? NOI


\$ / Transistor (log scale)


## Hyperscaling

## MICROPROCESSORDEAREASCALING



Hyper scaling delivers 0.46-0.43x die area scaling on 14 nm and 10 nm

## Multiple dies on one carrier

## "NIXANDMATCH" HETEROGENEOUS DESIEN



MIPS

## Addition and Subtraction of Integers Example 1

- How to do the following $C$ statement?

$$
\begin{aligned}
& a=b+c+d-e ; \quad a=((b+c)+d)-e ; \\
& b \rightarrow \$ s 1 ; c \rightarrow \$ s 2 ; d \rightarrow \$ s 3 ; e \rightarrow \$ s 4 ; a \rightarrow \$ s 0
\end{aligned}
$$

- Break into multiple instructions

```
add $t0, $s1, $s2 # temp = b + c
add $t0, $t0, $s3 # temp = temp + d
sub $s0, $t0, $s4 # a = temp - e
```

- A single line of C may break up into several lines of MIPS.
- Notice the use of temporary registers - don't want to modify the variable registers \$s
- Everything after the hash mark on each line is ignored (comments)


## Overflow handling in MIPS

- Some languages detect overflow (Ada), some don't (most C implementations)
- MIPS solution is 2 kinds of arithmetic instructions:
- These cause overflow to be detected
- add (add)
- add immediate (addi)
- subtract (sub)
- These do not cause overflow detection
- add unsigned (addu)
- add immediate unsigned (addiu)
- subtract unsigned (subu)
- Compiler selects appropriate arithmetic
- MIPS C compilers produce addu, addiu, subu


## Question:

We want to translate *x $=$ *y +1 into MIPS (x, y int pointers stored in: \$s0 \$s1)

A: addi $\$ \mathrm{~s} 0, \$ \mathrm{~s} 1,1$
B: $\quad$ lw $\quad$ Sw $\quad \$ 1,1(\$ s 1)$


E: $\quad \begin{array}{ll}\text { lw } & \$ s 0,1(\$ t 0) \\ & \text { sw } \\ & \$ 1,0(\$ t 0)\end{array}$

## Executing a Program



- The PC (program counter) is internal register inside processor holding byte address of next instruction to be executed.
- Instruction is fetched from memory, then control unit executes instruction using datapath and memory system, and updates program counter (default is add +4 bytes to $P C$, to move to next sequential instruction)


## Question!

| addi $\$ s 0, \$ z e r o, 0$ |  |  |
| :--- | :--- | :--- |
| Start: | slt $\$ t 0, \$ s 0, \$ s 1$ |  |
| beq $\$ t 0, \$ z e r o$, Exit |  |  |
| sll $\$ t 1, \$ s 0,2$ |  |  |
| addu $\$ t 1, \$ t 1, \$ s 5$ |  |  |
| lw $\$ t 1,0(\$ t 1)$ |  |  |
| add $\$ s 4, \$ s 4, \$ t 1$ | What is the code above? |  |
| addi $\$ s 0, \$ s 0,1$ | A: while loop |  |
| Exit: |  | B: do ... while loop |
|  |  | C: for loop |
|  |  | D: A or $C$ |

## MIPS Function Call Conventions

- Registers faster than memory, so use them
- \$a0-\$a3: four argument registers to pass parameters (\$4-\$7)
- \$v0, \$v1: two value registers to return values (\$2,\$3)
- \$ra: one return address register to return to the point of origin (\$31)


## Instruction Support for Functions (1/4)

... sum(a,b);... /* a,b:\$s0,\$s1 */
\}
C int sum(int $x$, int $y)\{$ return $x+y$; \}
address (shown in decimal)


In MIPS, all instructions are 4 bytes, and stored in memory just like data. So here we show the addresses of where the programs are stored.

## Instruction Support for Functions (2/4)

... sum (arb);... /* a,b:\$s0,\$s1 */
\}
C int sum(int $x$, int $y)\{$ return $x+y$;
\}
address (shown in decimal)
1000 add $\$ \mathrm{aO}, \$ \mathrm{~s} 0, \$ \mathrm{zero}$
\# $x=a$
1004 add $\$ \mathrm{a} 1, \$ \mathbf{s} 1, \$ \mathbf{z e r o} \quad \# y=b$
M 1008 add \$ra,\$zero,1016
\# \$ra=1016 1012 j sum
jump to sum 1016 ...
\# next instruction

2000 sum: add \$v0,\$a0,\$a1
2004 jr \$ra \# new instr. "jump register"

## Instruction Support for Functions (3/4)

... sum(a,b);... /* a,b:\$s0,\$s1 */
\}
C int sum(int $x$, int $y)\{$ return $x+y$;
\}

- Question: Why use jr here? Why not use j?

M • Answer: sum might be called by many places, so we can't return to a fixed place. The calling proc to sum must be able to say "return here" somehow. \$ra \# new instr. "jump register"

## Instruction Support for Functions (4/4)

- Single instruction to jump and save return address: jump and link (jal)
- Before:

1008 addi \$ra,\$zero,1016 \# \$ra=1016 1012 j sum

- After:

1008 jal sum \# \$ra=1012,goto sum

- Why have a jal?
- Make the common case fast: function calls very common.
- Don't have to know where code is in memory with jal!


## Question

- Which statement is FALSE?

A: MIPS uses jal to invoke a function and $j r$ to return from a function
B: jal saves PC+1 in \$ra
C: The callee can use temporary registers (\$ti) without saving and restoring them

D: The caller can rely on save registers (\$si) without fear of callee changing them

## Stack Before, During, After Call

High address



Low address
a.
b.
c.

## Basic Structure of a Function

Prologue
entry_label:
addi $\$ \mathrm{sp}, \$ \mathrm{sp}$, -framesize
Sw \$ra, framesize-4(\$sp) \# save \$ra save other regs if need be

Body ... (call other functions...)


Epilogue
restore other regs if need be
lw \$ra, framesize-4(\$sp) \# restore \$ra addi $\$ \mathrm{sp}, \$ \mathrm{sp}$, framesize
jr \$ra

## Instruction Formats

- I-format: used for instructions with immediates, Iw and sw (since offset counts as an immediate), and branches (beq and bne)
- (but not the shift instructions; later)
- J-format: used for j and jal
- R-format: used for all other instructions
- It will soon become clear why the instructions have been partitioned in this way


## R-Format Instructions (1/5)

- Define "fields" of the following number of bits each: $6+5+5+5+5+6=32$

- For simplicity, each field has a name:

| opcode | rs | rt | rd | shamt | funct |
| :--- | :--- | :--- | :--- | :--- | :--- |

- Important: On these slides and in book, each field is viewed as a 5 - or 6-bit unsigned integer, not as part of a 32-bit integer
- Consequence: 5-bit fields can represent any number 0-31, while 6 -bit fields can represent any number 0-63


## I-Format Instructions (2/4)

- Define "fields" of the following number of bits each: $6+5+5+16=32$ bits

| 6 | 5 | 5 |  |
| :--- | :---: | :---: | :---: |
| Again, each field has a name: |  |  |  |


| opcode | rs | rt | immediate |
| :---: | :---: | :---: | :---: |

- Key Concept: Only one field is inconsistent with R-format. Most importantly, opcode is still in same location.


## I-Format Example (2/2)

- MIPS Instruction:
addi $\$ 21, \$ 22,-50$

Decimal/field representation:

| 8 | 22 | 21 | -50 |
| :--- | :--- | :--- | :--- |

Binary/field representation:

| 001000 | 10110 | 10101 | 1111111111001110 |
| :--- | :--- | :--- | :--- |

hexadecimal representation: 22D5 $\mathrm{FFCE}_{\text {hex }}$

## Branch Example (1/2)

- MIPS Code:

Loop: beq addu addiu j
End:

- I-Format fields:

$$
\begin{aligned}
& \text { opcode }=4 \\
& r s=9 \\
& r t=0 \\
& \text { immediate }=3
\end{aligned}
$$

(look up on Green Sheet)
(first operand)
(second operand)

## Branch Example (2/2)

- MIPS Code:

| Loop: | beq |
| :--- | :--- |
| addu | $\$ 9, \$ 0$, End |
|  | $\$ 8, \$ 8, \$ 10$ |
| addiu | $\$ 9, \$ 9,-1$ |
| $j$ | $L o o p$ |

End:
Field representation (decimal):
31


Field representation (binary):

| 000100 | 01001 | 00000 | 000000000000011 |
| :---: | :---: | :---: | :---: | :---: |

## J-Format Instructions (2/4)

- Define two "fields" of these bit widths:

31


- As usual, each field has a name:

31


- Key Concepts:
- Keep opcode field identical to R-Format and I-Format for consistency
- Collapse all other fields to make room for large target address


## Summary

- I-Format: instructions with immediates, lw/sw (offset is immediate), and beq/bne
- But not the shift instructions
- Branches use PC-relative addressing

$\mathbf{I}:$| opcode | rs | rt | immediate |
| :--- | :--- | :--- | :--- |

- J-Format: j and jal (but not jr)
- Jumps use absolute addressing

J: opcode target address

- R-Format: all other instructions

R: | opcode | rs | rt | rd | shamt | funct |
| :--- | :--- | :--- | :--- | :--- | :--- |

## Assembler Pseudo-Instructions

- Certain C statements are implemented unintuitively in MIPS
- e.g. assignment (a=b) via add \$zero
- MIPS has a set of "pseudo-instructions" to make programming easier
- More intuitive to read, but get translated into actual instructions later
- Example:
move dst,src
translated into
addi dst,src,0


## Multiply and Divide

- Example pseudo-instruction:
mul $\$ r d, \$ r s, \$ r t$
- Consists of mult which stores the output in special hi and lo registers, and a move from these registers to \$rd
mult $\$ r s, \$ r t$
mflo \$rd
- mult and div have nothing important in the rd field since the destination registers are hi and lo
- mfhi and mflo have nothing important in the rs and rt fields since the source is determined by the instruction (see COD)


## Question

Which of the following place the address of LOOP in \$v0?

1) la \$t1, LOOP
lw \$v0, $0(\$ t 1)$
2) jal LOOP

LOOP: addu \$v0, \$ra, \$zero
3) la $\$ \mathrm{v} 0$, LOOP

## Steps in compiling a C program

- Compiler converts a single HLL file into a single assembly language file.
- Assembler removes pseudoinstructions, converts what it can to machine language, and creates a checklist for the linker (relocation table). A . s file becomes a . o file.
- Does 2 passes to resolve addresses, handling internal forward references
- Linker combines several . o files and resolves absolute addresses.
- Enables separate compilation, libraries that need not be compiled, and resolves remaining addresses
- Loader loads executable into memory and begins execution.



## Pseudo-instruction Replacement

- Assembler treats convenient variations of machine language instructions as if real instructions

Pseudo:
subu \$sp,\$sp,32
sd \$a0, $32(\$ \mathrm{sp})$
mul $\$ \mathrm{t} 7, \$ \mathrm{t} 6, \$ \mathrm{t} 5$
addu $\$ \mathrm{t} 0, \$ \mathrm{t} 6,1$ ble \$t0,100,loop
la \$a0, str

Real:
addiu $\$ \mathbf{s p}, \$ \mathrm{sp},-32$
sw \$a0, $32(\$ \mathrm{sp})$
sw \$a1, $36(\$ \mathrm{sp})$
mult $\$ \mathrm{t} 6, \$ \mathrm{t} 5$
mflo \$t7
addiu $\$ \mathrm{t} 0, \$ \mathrm{t} 6,1$
slti \$at,\$t0,101
bne \$at,\$0,loop
lui \$at,left(str)
ori $\$ \mathrm{aO}, \$ \mathrm{Sat}$, right(str)

## Question

At what point in process are all the machine code bits generated for the following assembly instructions:

1) addu $\$ 6, \$ 7, \$ 8$
2) jal fprintf

A: 1) \& 2) After compilation
B: 1) After compilation, 2) After assembly
C: 1) After assembly, 2) After linking
D: 1) After assembly, 2) After loading
E: 1) After compilation, 2) After linking

