## CS 110 Computer Architecture

#### Caches Part 1

Instructor:

Sören Schwertfeger

http://shtech.org/courses/ca/

School of Information Science and Technology SIST

ShanghaiTech University

Slides based on UC Berkley's CS61C

## New-School Machine Structures (It's a bit more complicated!)

Software

Parallel Requests
 Assigned to computer
 e.g., Search "Katz"


Parallel Threads
 Assigned to core
 e.g., Lookup, Ads

Parallel Instructions
 >1 instruction @ one time
 e.g., 5 pipelined instructions


Parallel Data
 >1 data item @ one time
 e.g., Add of 4 pairs of words

Hardware descriptions
 All gates @ one time

Programming Languages




### Components of a Computer



# Problem: Large memories slow? Library Analogy

- Finding a book in a large library takes time
  - Takes time to search a large card catalog (mapping title/author to index number)
  - Round-trip time to walk to the stacks and retrieve the desired book.
- Larger libraries makes both delays worse
- Electronic memories have the same issue, plus the technologies that we use to store an individual bit get slower as we increase density (SRAM versus DRAM versus Magnetic Disk)

#### Processor-DRAM Gap (latency)




1980 microprocessor executes ~one instruction in same time as DRAM access 2015 microprocessor executes ~1000 instructions in same time as DRAM access

Slow DRAM access could have disastrous impact on CPU performance!

## Big Idea: Memory Hierarchy

**Processor** 




Size of memory at each level As we move to outer levels the latency goes up and price per bit goes down. Why?

#### What to do: Library Analogy

- Want to write a report using library books
- Go to library, look up relevant books, fetch from stacks, and place on desk in library
- If need more, check them out and keep on desk
  - But don't return earlier books since might need them
- You hope this collection of ~10 books on desk enough to write report, despite 10 being only a tiny fraction of books available

#### Real Memory Reference Patterns




Donald J. Hatfield, Jeanette Gerald: Program Restructuring for Virtual Memory. IBM Systems Journal 10(3): 168-192 (1971)

#### Big Idea: Locality

- Temporal Locality (locality in time)
  - Go back to same book on desktop multiple times
  - If a memory location is referenced, then it will tend to be referenced again soon
- Spatial Locality (locality in space)
  - When go to book shelf, pick up multiple books on J.D.
     Salinger since library stores related books together
  - If a memory location is referenced, the locations with nearby addresses will tend to be referenced soon

### Memory Reference Patterns



Donald J. Hatfield, Jeanette Gerald: Program


Restructuring for Virtual Memory. IBM Systems

Journal 10(3): 168-192 (1971)

### Principle of Locality

- Principle of Locality: Programs access small portion of address space at any instant of time (spatial locality) and repeatedly access that portion (temporal locality)
- What program structures lead to temporal and spatial locality in instruction accesses?
- In data accesses?

### Memory Reference Patterns




### Cache Philosophy

- Programmer-invisible hardware mechanism to give illusion of speed of fastest memory with size of largest memory
  - Works fine even if programmer has no idea what a cache is
  - However, performance-oriented programmers today sometimes "reverse engineer" cache design to design data structures to match cache

#### Memory Access without Cache

- Load word instruction: lw \$t0,0(\$t1)
- $$t1 contains 1022_{ten,} Memory[1022] = 99$ 
  - 1. Processor issues address 1022<sub>ten</sub> to Memory
  - 2. Memory reads word at address 1022<sub>ten</sub> (99)
  - 3. Memory sends 99 to Processor
  - 4. Processor loads 99 into register \$t0

### Adding Cache to Computer



#### Memory Access with Cache

- Load word instruction: lw \$t0,0(\$t1)
- $$t1 contains 1022_{ten}, Memory[1022] = 99$
- With cache: Processor issues address 1022<sub>ten</sub> to Cache
  - Cache checks to see if has copy of data at address 1022<sub>ten</sub>
    - 2a. If finds a match (Hit): cache reads 99, sends to processor
    - 2b. No match (Miss): cache sends address 1022 to Memory
      - Memory reads 99 at address 1022<sub>ten</sub>
      - II. Memory sends 99 to Cache
      - III. Cache replaces word with new 99
      - IV. Cache sends 99 to processor
  - 2. Processor loads 99 into register \$t0


### Cache "Tags"

- Need way to tell if have copy of location in memory so that can decide on hit or miss
- On cache miss, put memory address of block in "tag address" of cache block
   1022 placed in tag next to data from memory (99)

	Tag	Data	
	252	12	From earlier
	1022	99	instructions
•	131	7	
	2041	20	17

## Anatomy of a 16 Byte Cache, 4 Byte Block

- Operations:
  - 1. Cache Hit
  - 2. Cache Miss
  - 3. Refill cache from memory
- Cache needs Address
   Tags to decide if
   Processor Address is a
   Cache Hit or Cache Miss
  - Compares all 4 tags



#### Cache Replacement

- Suppose processor now requests location 511, which contains 11?
- Doesn't match any cache block, so must "evict" one resident block to make room
  - Which block to evict?
- Replace "victim" with new memory block at address 511


Tag	Data
252	12
1022	99
511	11
2041	20

#### Block Must be Aligned in Memory

- Word blocks are aligned, so binary address of all words in cache always ends in 00<sub>two</sub>
- How to take advantage of this to save hardware and energy?
- Don't need to compare last 2 bits of 32-bit byte address (comparator can be narrower)
- => Don't need to store last 2 bits of 32-bit byte address in Cache Tag (Tag can be narrower)


## Anatomy of a 32B Cache, 8B Block

- Blocks must be aligned in pairs, otherwise could get same word twice in cache
- Tags only have evennumbered words
- Last 3 bits of address always 000<sub>two</sub>
- ➤ Tags, comparators can be narrower
- Can get hit for either word in block



## Hardware Cost of Cache

- Need to compare every tag to the Processor address
- Comparators are expensive
- Optimization: use 2
   "sets" of data with a total
   of only 2 comparators
- 1 Address bit selects which set
- Compare only tags from selected set
- Generalize to more sets



Memory

## Processor Address Fields used by Cache Controller

- Block Offset: Byte address within block
- Set Index: Selects which set
- Tag: Remaining portion of processor address

Tag Set Index Block offset


- Size of Index = log2 (number of sets)
- Size of Tag = Address size Size of Index
  - log2 (number of bytes/block)

#### What is limit to number of sets?

- For a given total number of blocks, we can save more comparators if have more than 2 sets
- Limit: As Many Sets as Cache Blocks => only one block per set – only needs one comparator!
- Called "Direct-Mapped" Design

Tag	Index	Block offset
-----	-------	--------------

#### Direct Mapped Cache Ex: Mapping a 6-bit Memory Address




- In example, block size is 4 bytes/1 word
- Memory and cache blocks always the same size, unit of transfer between memory and cache
- # Memory blocks >> # Cache blocks
  - 16 Memory blocks = 16 words = 64 bytes => 6 bits to address all bytes
  - 4 Cache blocks, 4 bytes (1 word) per block
  - 4 Memory blocks map to each cache block
- Memory block to cache block, aka index: middle two bits
- Which memory block is in a given cache block, aka tag: top two bits

#### One More Detail: Valid Bit

- When start a new program, cache does not have valid information for this program
- Need an indicator whether this tag entry is valid for this program
- Add a "valid bit" to the cache tag entry
   0 => cache miss, even if by chance, address = tag
   1 => cache hit, if processor address = tag

#### Caching: A Simple First Example




One word blocks
Two low order bits (xx)
define the byte in the
block (32b words)

Q: Where in the cache is the mem block?

Use next 2 low-order memory address bits — the index — to determine which cache block (i.e., modulo the number of blocks in the cache)


#### Direct-Mapped Cache Example

One word blocks, cache size = 1K words (or 4KB)



#### Multiword-Block Direct-Mapped Cache

Four words/block, cache size = 1K words




What kind of locality are we taking advantage of?

#### Cache Names for Each Organization

- "Fully Associative": Block can go anywhere
  - First design in lecture
  - Note: No Index field, but 1 comparator/block
- "Direct Mapped": Block goes one place
  - Note: Only 1 comparator
  - Number of sets = number blocks
- "N-way Set Associative": N places for a block
  - Number of sets = number of blocks / N
  - N comparators
  - Fully Associative: N = number of blocks
  - Direct Mapped: N = 1

### Range of Set-Associative Caches

- For a fixed-size cache, and a given block size, each increase by a factor of 2 in associativity doubles the number of blocks per set (i.e., the number of "ways") and halves the number of sets —
  - decreases the size of the index by 1 bit and increases the size of the tag by 1 bit



What if we can also change the block size?

#### Question

- For a cache with constant total capacity, if we increase the number of ways by a factor of 2, which statement is false:
- A: The number of sets could be doubled
- B: The tag width could decrease
- C: The block size could stay the same
- D: The block size could be halved
- E: Tag width must increase

#### Total Cash Capacity =

Associativity \* # of sets \* block\_size

Bytes = blocks/set \* sets \* Bytes/block

$$C = N * S * B$$

Tag

Index


Byte Offset

address\_size = tag\_size + index\_size + offset\_size = tag\_size + log2(S) + log2(B)

Clicker Question: C remains constant, S and/or B can change such that C = 2N \* (SB)' => (SB)' = SB/2

Tag\_size = address\_size - (log2(S) + log2(B)) = address\_size - log2(SB) = address\_size - (log2(SB) - 1)

**Typical Memory Hierarchy** 




Principle of locality + memory hierarchy presents programmer with
 ≈ as much memory as is available in the *cheapest* technology at the
 ≈ speed offered by the *fastest* technology

#### In the news: Intel 3D Xpoint

- 375 GB (2<sup>nd</sup> half 2017 1.5 TB)
- In 2015 announced as "1000 times faster than SSD"
- 500.000 IOPS (very good value compared to SSD)
- very low latency (40 times faster than SSD)
- For Desktops: 16 and 32 GB (44 and 80 USD)





- Transparently integrates into the memory subsystem and makes the SSD appear like DRAM to the OS and applications
- Up to 8x memory extension
- Low latency and ultra-high endurance

