# CS 110 Computer Architecture Review Midterm II 

http://shtech.org/courses/ca/
School of Information Science and Technology SIST

ShanghaiTech University<br>Slides based on UC Berkley's CS61C

## Midterm II

- Date: Tuesday, May 9
- Time: 10:15-12:15 (similar to last time)
- Venue: Teaching Center $201+203$
- One empty seat between students
- Closed book:
- You can bring one A4 page with notes (both sides; English preferred; Chinese is OK): Write your Chinese and Pinyin name on the top!
- This time HANDWRITTEN only!
- You will be provided with the MIPS "green sheet"
- No other material allowed!


## Midterm II

- Switch cell phones off! (not silent mode - off!)
- Put them in your bags.
- Bags to the front. Nothing except paper, pen, 1 drink, 1 snack on the table!
- No other electronic devices are allowed!
- No ear plugs, music, ...
- Anybody touching any electronic device will FAIL the course!
- Anybody found cheating (copy your neighbors answers, additional material, ...) will FAIL the course!



## Midterm II

- Ask questions today!
- And in next weeks Q\&A session
- Suggest topics for review in piazza!
- This review session does not/ can not cover all possible topics!
- Topics: SDS till Data-Level-Parallelism


## Synchronous Digital Systems

Hardware of a processor, such as the MIPS, is an example of a Synchronous Digital System
Synchronous:

- All operations coordinated by a central clock
- "Heartbeat" of the system!

Digital:

- Represent all values by discrete values
- Two binary digits: 1 and 0
- Electrical signals are treated as 1's and 0's
- 1 and 0 are complements of each other
- High /low voltage for true / false, 1 / 0


## CMOS Circuit Rules

- Don't pass weak values => Use Complementary Pairs
- N-type transistors pass weak 1's $\left(V_{d d}-V_{t h}\right)$
- N-type transistors pass strong 0's (ground)
- Use N-type transistors only to pass 0's (N for negative)
- Converse for P-type transistors: Pass weak 0s, strong 1s
- Pass weak 0's $\left(\mathrm{V}_{\mathrm{th}}\right)$, strong 1's $\left(\mathrm{V}_{\mathrm{dd}}\right)$
- Use P-type transistors only to pass 1's (P for positive)
- Use pairs of N-type and P-type to get strong values
- Never leave a wire undriven
- Make sure there's always a path to $\mathrm{V}_{\mathrm{dd}}$ or GND
- Never create a path from $\mathrm{V}_{\mathrm{dd}}$ to GND (ground)
- This would short-circuit the power supply!


## CMOS Networks

p-channel transistor
on when voltage at Gate is low off when:
voltage(Gate) > voltage (Threshold)

what is the
relationship
between $x$ and $y$ ?


Called an inverter or not gate

## Two-Input Networks



## Called a NAND gate (NOT AND)

## Combinational Logic Symbols

- Common combinational logic systems have standard symbols called logic gates



## Boolean Algebra

- Use plus " + " for OR
- "logical sum" $1+0=0+1=1$ (True); $1+1=2$ (True); $0+0=0$ (False)
- Use product for AND ( $a \bullet b$ or implied via $a b$ )
- "logical product" $\quad 0^{*} 0=0^{*} 1=1^{*} 0=0$ (False); $1^{*} 1=1$ (True)
- "Hat" to mean complement (NOT)
- Thus
$a b+a+\bar{c}$
$=a \bullet b+a+\bar{c}$
$=(\mathrm{a}$ AND b) OR a OR (NOT c )


## Truth Tables

## for Combinational Logic



Exhaustive list of the output value generated for each combination of inputs How many logic functions can be defined with N inputs?

| a | b | c | d | y |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | $\mathrm{~F}(0,0,0,0)$ |
| 0 | 0 | 0 | 1 | $\mathrm{~F}(0,0,0,1)$ |
| 0 | 0 | 1 | 0 | $\mathrm{~F}(0,0,1,0)$ |
| 0 | 0 | 1 | 1 | $\mathrm{~F}(0,0,1,1)$ |
| 0 | 1 | 0 | 0 | $\mathrm{~F}(0,1,0,0)$ |
| 0 | 1 | 0 | 1 | $\mathrm{~F}(0,1,0,1)$ |
| 0 | 1 | 1 | 0 | $\mathrm{~F}(0,1,1,0)$ |
| 0 | 1 | 1 | 1 | $\mathrm{~F}(0,1,1,1)$ |
| 1 | 0 | 0 | 0 | $\mathrm{~F}(1,0,0,0)$ |
| 1 | 0 | 0 | 1 | $\mathrm{~F}(1,0,0,1)$ |
| 1 | 0 | 1 | 0 | $\mathrm{~F}(1,0,1,0)$ |
| 1 | 0 | 1 | 1 | $\mathrm{~F}(1,0,1,1)$ |
| 1 | 1 | 0 | 0 | $\mathrm{~F}(1,1,0,0)$ |
| 1 | 1 | 0 | 1 | $\mathrm{~F}(1,1,0,1)$ |
| 1 | 1 | 1 | 0 | $\mathrm{~F}(1,1,1,0)$ |
| 1 | 1 | 1 | 1 | $\mathrm{~F}(1,1,1,1)$ |

## Truth Table Example \#2:

 2-bit Adder| A | B | C |
| :---: | :---: | :--- |
| $a_{1} a_{0}$ | $b_{1} b_{0}$ | $c_{2} c_{1} c_{0}$ |

How
Many
Rows?


## Boolean Algebra: Circuit \& Algebraic Simplification



Representations of Combinational Logic (groups of logic gates)


## Question

- Simplify $Z=A+B C+\bar{A}(\overline{B C})$
- A: $Z=0$
- $B: Z=\overline{A(1+B C)}$
- $C: Z=(A+B C)$
- $D: Z=B C$
- $\mathrm{E}: ~ \mathrm{Z}=1$

Signals and Waveforms


## Type of Circuits

- Synchronous Digital Systems consist of two basic types of circuits:
- Combinational Logic (CL) circuits
- Output is a function of the inputs only, not the history of its execution
- E.g., circuits to add A, B (ALUs)
- Sequential Logic (SL)
- Circuits that "remember" or store information
- aka "State Elements"
- E.g., memories and registers (Registers)


## Uses for State Elements

- Place to store values for later re-use:
- Register files (like \$1-\$31 in MIPS)
- Memory (caches and main memory)
- Help control flow of information between combinational logic blocks
- State elements hold up the movement of information at input to combinational logic blocks to allow for orderly passage


## Register Internals



- n instances of a "Flip-Flop"
- Flip-flop name because the output flips and flops between 0 and 1
- $D$ is "data input", Q is "data output"
- Also called "D-type Flip-Flop"


## Recap of Timing Terms

- Clock (CLK) - steady square wave that synchronizes system
- Setup Time - when the input must be stable before the rising edge of the CLK
- Hold Time - when the input must be stable after the rising edge of the CLK
- "CLK-to-Q" Delay - how long it takes the output to change, measured from the rising edge of the CLK
- Flip-flop - one bit of state that samples every rising edge of the CLK (positive edge-triggered)
- Register - several bits of state that samples on rising edge of CLK or on LOAD (positive edge-triggered)


## Maximum Clock Frequency

- What is the maximum frequency of this circuit?


Hint:
Frequency = 1/Period

Max Delay $=\quad$ Setup Time + CLK-to-Q Delay + CL Delay

## FSM Example: 3 ones...

FSM to detect the occurrence of 3 consecutive 1's in the input.
INPUT $\otimes \sqrt{1} \oplus \sqrt{1111} \phi \sqrt{1111} \phi \sqrt{11111} \phi$ OUTPUT $\Omega \Omega \Omega$

Draw the FSM...


Assume state transitions are controlled by the clock: on each clock cycle the machine checks the inputs and moves to a new state and produces a new output...

## Question

Convert the truth table to a boolean expression ( $n o$ need to simplify):
$A: F=x y+x\left({ }^{\sim} y\right)$
$B: F=x y+(\sim x) y+\left({ }^{\sim} x\right)(\sim y)$
$C: F=(\sim x) y+x\left({ }^{\sim} y\right)$
$D: F=x y+(\sim x) y$

$E: F=(x+y)(\sim x+\sim y)$

# Datapath: Five Stages of Instruction <br> <br> Execution 

 <br> <br> Execution}

- Stage 1: Instruction Fetch
- Stage 2: Instruction Decode
- Stage 3: ALU (Arithmetic-Logic Unit)
- Stage 4: Memory Access
- Stage 5: Register Write


## Stages of Execution on Datapath



## Datapath Control Signals

- ExtOp: "zero","sign"
- ALUsrc: $0=>$ regB;

1 => immed

- ALUctr: "ADD","SUB","OR"
- nPC_sel: 1 => branch
- MemWr: 1 => write memory
- MemtoReg: $0=>$ ALU; 1 => Mem
- RegDst: $0=>$ "rt"; 1 => "rd"
- RegWr: 1 => write register


ALUctr
MemtoReg

## MemWr




## RTL: The Add Instruction

| 3126 | 21 |  | 16 |  | 6 |  | shamt | funct |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| op | rs | rt | rd | shats |  |  |  |  |
| 6 bits | 5 bits | 5 bits | 5 bits | 5 bits | 6 bits |  |  |  |

add rd, rs, rt

- MEM[PC] Fetch the instruction from memory
$-R[r d]=R[r s]+R[r t]$ The actual operation
$-P C=P C+4 \quad$ Calculate the next instruction' $s$ address


## Instruction Fetch Unit at the Beginning of Add

 - Fetch the instruction from Instruction memory: Instruction = MEM[PC]- same for all instructions



## Single Cycle Datapath during Add

| 26 |  | 21 |  | 11 |  |
| :--- | :--- | :--- | :--- | :--- | ---: |
| op | rs | rt | rd | shamt | funct |

$\mathrm{R}[\mathrm{rd}]=\mathrm{R}[\mathrm{rs}]+\mathrm{R}[\mathrm{rt}]$


## Summary of the Control Signals (1/2)

```
inst Register Transfer
add R[rd] & R[rs] + R[rt]; PC & PC + 4
    ALUsrc=RegB , ALUctr="ADD", RegDst=rd, RegWr, nPC_sel="+4"
sub R[rd] & R[rs] - R[rt]; PC & PC + 4
    ALUsrc=RegB , ALUctr="SUB", RegDst=rd, RegWr, nPC_sel="+4"
Ori R[rt] \leftarrow R[rs] + zero_ext(Imm16); PC < PC + 4
    ALUsrc=Im, Extop="Z", ALUctr="OR", RegDst=rt,RegWr, nPC_sel="+4"
lW R[rt] & MEM[ R[rs] + sign_ext(Imm16)]; PC & PC + 4
    ALUsrc=Im, Extop="sn", ALUctr="ADD", MemtoReg, RegDst=rt, RegWr,
    nPC_sel = "+4"
SW MEM[ R[rs] + sign_ext(Imm16)] & R[rs]; PC & PC + 4
    ALUsrc=Im, Extop="sn", ALUctr = "ADD", MemWr, nPC_sel = "+4"
beq
    if (R[rs] == R[rt]) then PC < PC + sign_ext(Imm16)] || 00
    else PC < PC + 4
    nPC_sel = "br", ALUctr = "SUB"
```


## Summary of the Control Signals (2/2)

|  |  | 100000 | 100010 | We Don't Care :-) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 000000 | 000000 | 001101 | 100011 | 101011 | 000100 | 000010 |
|  |  | add | sub | ori | Iw | SW | beq | jump |
|  | RegDst | 1 | 1 | 0 | 0 | X | X | X |
|  | ALUSrc | 0 | 0 | 1 | 1 | 1 | 0 | X |
|  | MemtoReg | 0 | 0 | 0 | 1 | X | x | x |
|  | RegWrite | 1 | 1 | 1 | 1 | 0 | 0 | 0 |
|  | MemWrite | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
|  | nPCsel | 0 | 0 | 0 | 0 | 0 | 1 | X |
|  | Jump | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
|  | ExtOp | X | X | 0 | 1 | 1 | x | X |
|  | ALUctr<2:0> | Add | Subtract | Or | Add | Add | Subtract | X |
|  | 3126 | 21 |  | 16 | 11 | 6 |  | 0 |
| R-type | op | rs | rt |  | d | shamt | funct | t ad |
| I-type | op | rs | rt | immediate |  |  |  |  |
| J-type | op |  |  | target ad | ddress |  |  |  |

## Pipelining: Single Cycle Datapath



## Pipeline registers



- Need registers between stages
- To hold information produced in previous cycle


## Graphical Pipeline Representation

- RegFile: left half is write, right half is read Time (clock cycles)



## Pipelining Performance (3/3)

Program

| 200 | 400 | 600 | 800 | 1000 | 1200 | 1400 | 1600 | 1800 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | order

(in instructions)
Single-cycle $\mathrm{T}_{\mathrm{c}}=800 \mathrm{ps}$ $\mathrm{f}=1.25 \mathrm{GHz}$


Program

| 200 | 400 | 600 | 800 | 1000 | 1200 | 1400 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | order

(in instructions)
Pipelined $\begin{aligned} \mathrm{T}_{\mathrm{c}} & =200 \mathrm{ps} \\ \mathrm{f} & =5 \mathrm{GHz}\end{aligned}$


## Pipelining Hazards

A hazard is a situation that prevents starting the next instruction in the next clock cycle

1) Structural hazard

- A required resource is busy (e.g. needed in multiple stages)

2) Data hazard

- Data dependency between instructions
- Need to wait for previous instruction to complete its data read/write

3) Control hazard

- Flow of execution depends on previous instruction


## Structural Hazard \#1: Single Memory



## Structural Hazard \#2: Registers (1/2)



## 2. Data Hazards (2/2)

- Data-flow backwards in time are hazards

Time (clock cycles)


## Data Hazard Solution: Forwarding

- Forward result as soon as it is available
- OK that it's not stored in RegFile yet



## Data Hazard: Loads (1/4)

- Recall: Dataflow backwards in time are hazards

- Can't solve all cases with forwarding
- Must stall instruction dependent on load, then forward (more hardware)


## Data Hazard: Loads (2/4)

- Hardware stalls pipeline
- Called "hardware interlock" and $\mathbf{\$ t 5 , \$ t 0 , \$ t 4}$ or $\$ \mathbf{t 7}, \$ \mathrm{t} 0, \$ \mathrm{t} 6$ How to stall just part of pipeline?

Schematically, this is what we want, but in reality stalls done "horizontally"

sub $\$ \mathbf{t 3 , \$ t 0 , \$ t 2}$ Iw \$t0, 0(\$t1)

## Data Hazard: Loads (3/4)

- Stalled instruction converted to "bubble", acts like nop

Iw \$t0, 0(\$t1)<br>sub $\$ \mathbf{t} 3, \$+0, \$ \mathbf{t} 2$

sub \$t3,\$t0,\$t2
and \$t5,\$t0,\$t4
or $\mathbf{\$ t 7 , \$ t 0 , \$ t s t a r a g e s ~ s t a l l ~ b y ~}$
 one cycle later

## 3. Control Hazards

- Branch determines flow of control
- Fetching next instruction depends on branch outcome
- Pipeline can't always fetch correct instruction
- Still working on ID stage of branch
- BEQ, BNE in MIPS pipeline
- Simple solution Option 1: Stall on every branch until branch condition resolved
- Would add 2 bubbles/clock cycles for every Branch! ( $\sim 20 \%$ of instructions executed)


## Caches

## Big Idea: Memory Hierarchy Processor



## Adding Cache to Computer



I/O-Memory Interfaces

## Total Cash Capacity =

Associativity * \# of sets * block_size Bytes $=$ blocks/set * sets * Bytes/block

$$
C=N * S * B
$$


address_size $=$ tag_size + index_size + offset_size $=$ tag_size $+\log 2(S)+\log 2(B)$

Clicker Question: C remains constant, S and/or B can change such that

$$
C=2 N^{*}(S B)^{\prime} \Rightarrow(S B)^{\prime}=S B / 2
$$

Tag_size $=$ address_size $-(\log 2(S)+\log 2(B))=$ address_size $-\log 2(S B)$ $=$ address_size $-(\log 2(S B)-1)$

- Principle of Locality for Libraries /Computer Memory
- Hierarchy of Memories (speed/size/cost per bit) to Exploit Locality
- Cache - copy of data lower level in memory hierarchy
- Direct Mapped to find block in cache using Tag field and Valid bit for Hit
- Cache design choice:
- Write-Through vs. Write-Back


## Cache Organizations

- "Fully Associative": Block can go anywhere
- First design in lecture
- Note: No Index field, but 1 comparator/block
- "Direct Mapped": Block goes one place
- Note: Only 1 comparator
- Number of sets = number blocks
- "N-way Set Associative": N places for a block
- Number of sets = number of blocks / N
- N comparators
- Fully Associative: $N=$ number of blocks
- Direct Mapped: $\mathbf{N}=1$


## Processor Address Fields used by Cache Controller

- Block Offset: Byte address within block
- Set Index: Selects which set
- Tag: Remaining portion of processor address

Processor Address (32-bits total)

| Tag | Set Index | Block offset |
| :--- | :--- | :--- |

- Size of Index = log2 (number of sets)
- Size of Tag = Address size - Size of Index - $\log 2$ (number of bytes/block)


## Write Policy Choices

- Cache hit:
- write through: writes both cache \& memory on every access
- Generally higher memory traffic but simpler pipeline \& cache design
- write back: writes cache only, memory `written only when dirty entry evicted
- A dirty bit per line reduces write-back traffic
- Must handle 0, 1, or 2 accesses to memory for each load/store
- Cache miss:
- no write allocate: only write to main memory
- write allocate (aka fetch on write): fetch into cache
- Common combinations:
- write through and no write allocate
- write back with write allocate


## Direct-Mapped Cache Review

- One word blocks, cache size $=1 \mathrm{~K}$ words (or 4 KB )



## Sources of Cache Misses (3 C's)

- Compulsory (cold start, first reference):
- $1^{\text {st }}$ access to a block, "cold" fact of life, not a lot you can do about it.
- If running billions of instructions, compulsory misses are insignificant
- Capacity:
- Cache cannot contain all blocks accessed by the program
- Misses that would not occur with infinite cache
- Conflict (collision):
- Multiple memory locations mapped to same cache set
- Misses that would not occur with ideal fully associative cache


## Impact of Cache Parameters on Performance

- AMAT $=$ Hit Time + Miss Rate * Miss Penalty
- Note, we assume always first search cache, so must charge hit time for both hits and misses!
- For misses, characterize by 3Cs


## Local vs. Global Miss Rates

- Local miss rate - the fraction of references to one level of a cache that miss
- Local Miss rate L2\$ = \$L2 Misses / L1\$ Misses
- Global miss rate - the fraction of references that miss in all levels of a multilevel cache
- L2\$ local miss rate >> than the global miss rate
- Global Miss rate $=\mathrm{L} 2 \$$ Misses $/$ Total Accesses
$=($ L2\$ Misses $/ \mathrm{L} 1 \$$ Misses) $\times$ (L1\$ Misses / Total Accesses)
$=$ Local Miss rate L2\$ $\times$ Local Miss rate L1\$
- AMAT $=$ Time for a hit + Miss rate $\times$ Miss penalty
- AMAT = Time for a L1\$ hit + (local) Miss rate L1\$ $\times$ (Time for a L2\$ hit + (local) Miss rate L2\$ $\times$ L2\$ Miss penalty)


## In Conclusion, Cache Design Space

- Several interacting dimensions
- Cache size
- Block size
- Associativity
- Replacement policy
- Write-through vs. write-back
- Write-allocation

Cache Size


- Optimal choice is a compromise
- Depends on access characteristics
- Workload
- Use (I-cache, D-cache)
- Depends on technology / cost
- Simplicity often wins


## Iron Law of Performance

- A program executes instructions
- CPU Time/Program
= Clock Cycles/Program x Clock Cycle Time
= Instructions/Program
x Average Clock Cycles/Instruction
x Clock Cycle Time
- $1^{\text {st }}$ term called Instruction Count
- $2^{\text {nd }}$ term abbreviated CPI for average

Clock Cycles Per Instruction

- 3rd term is 1 / Clock rate


## Workload and Benchmark

- Workload: Set of programs run on a computer
- Actual collection of applications run or made from real programs to approximate such a mix
- Specifies programs, inputs, and relative frequencies
- Benchmark: Program selected for use in comparing computer performance
- Benchmarks form a workload
- Usually standardized so that many use them


## IEEE 754 Floating-Point Standard (1/3)

Single Precision (Double Precision similar):

## 3130 <br> 2322 <br> 0S 1 bit 8 bits 23 bits

- Sign bit: 1 means negative 0 means positive
- Significand in sign-magnitude format (not 2's complement)
- To pack more bits, leading 1 implicit for normalized numbers
$-1+23$ bits single, $1+52$ bits double
- always true: $0<$ Significand $<1$ (for normalized numbers)
- Note: 0 has no leading 1, so reserve exponent value 0 just for number 0


## IEEE 754 Floating Point Standard (2/3)

- IEEE 754 uses "biased exponent" representation
- Designers wanted FP numbers to be used even if no FP hardware; e.g., sort records with FP numbers using integer compares
- Wanted bigger (integer) exponent field to represent bigger numbers
- 2's complement poses a problem (because negative numbers look bigger)
- Use just magnitude and offset by half the range

IEEE 754 Floating Point Standard (3/3)

- Called Biased Notation, where bias is number subtracted to get final number
- IEEE 754 uses bias of 127 for single prec.
- Subtract 127 from Exponent field to get actual value for exponent

- Double precision identical, except with exponent bias of 1023 (half, quad similar)


## Flynn* Taxonomy, 1966

|  |  | Data Streams |  |
| :---: | :---: | :---: | :---: |
| Instruction <br> Streams | Single | Single |  |

- Since about 2013, SIMD and MIMD most common parallelism in architectures - usually both in same system!
- Most common parallel processing programming style: Single Program Multiple Data ("SPMD")
- Single program that runs on all processors of a MIMD
- Cross-processor execution coordination using synchronization primitives
- SIMD (aka hw-level data parallelism): specialized function units, for handling lock-step calculations involving arrays
- Scientific computing, signal processing, multimedia (audio/video processing)
*Prof. Michael
Flynn, Stanford


## Big Idea: Amdahl's Law

## Speedup = <br> 1 <br> $(1-F)+\frac{F}{S}$ <br> Speed-up part

Example: the execution time of half of the program can be accelerated by a factor of 2.
What is the program speed-up overall?

$$
\frac{1}{0.5+\frac{0.5}{2}}=\frac{1}{0.5+0.25}=1.33
$$

## Strong and Weak Scaling

- To get good speedup on a parallel processor while keeping the problem size fixed is harder than getting good speedup by increasing the size of the problem.
- Strong scaling: when speedup can be achieved on a parallel processor without increasing the size of the problem
- Weak scaling: when speedup is achieved on a parallel processor by increasing the size of the problem proportionally to the increase in the number of processors
- Load balancing is another important factor: every processor doing same amount of work
- Just one unit with twice the load of others cuts speedup almost in half


## Data Level Parallelism

- Loop Unrolling
- Intel SSE SIMD Instructions
- Exploit data-level parallelism in loops
- One instruction fetch that operates on multiple operands simultaneously
- 128-bit XMM registers
- SSE Instructions in C
- Embed the SSE machine instructions directly into C programs through use of intrinsics
- Achieve efficiency beyond that of optimizing compiler

