CS 110 Computer Architecture

Course Summary

Instructor:

Sören Schwertfeger – Xu Qingwen

http://shtech.org/courses/ca/

School of Information Science and Technology SIST


ShanghaiTech University

Slides based on UC Berkley's CS61C


New School Computer Architecture (1/3)







Old Machine Structures



New-School Machine Structures (It's a bit more complicated!)

Software

Parallel Requests Assigned to computer

e.g., Search "Katz"

Parallel Threads Assigned to core


e.g., Lookup, Ads

Parallel Instructions >1 instruction @ one time e.g., 5 pipelined instructions

Parallel Data >1 data item @ one time e.g., Add of 4 pairs of words

Hardware descriptions All gates functioning in parallel at same time

Programming Languages



CA is NOT about C Programming

- It's about the hardware-software interface
 - What does the programmer need to know to achieve the highest possible performance
- Languages like C are closer to the underlying hardware, unlike languages like Python!
 - Allows us to talk about key hardware features in higher level terms
 - Allows programmer to explicitly harness underlying hardware parallelism for high performance: "programming for performance"

Great Ideas in Computer Architecture

- 1. Design for Moore's Law
- 2. Abstraction to Simplify Design
- 3. Make the Common Case Fast
- 4. Dependability via Redundancy
- 5. Memory Hierarchy
- Performance via Parallelism/Pipelining/Prediction


Powers of Ten inspired CA Overview

- Going Top Down cover 3 Views
- 1. Architecture (when possible)
- 2. Physical Implementation of that architecture
- 3. Programming system for that architecture and implementation (when possible)


See http://www.powersof10.com/film

10⁷ meters

Earth



The Dalles, Oregon 104 meters



The Dalles, Oregon 104 meters




Google's Oregon WSC 10³ meters



10⁴ meters

Google's Oregon WSC




Google Warehouse

- 90 meters by 75 meters, 10 Megawatts
- Contains 40,000 servers, 190,000 disks
- Power Utilization Effectiveness: 1.23
 - 85% of 0.23 overhead goes to cooling losses
 - 15% of 0.23 overhead goes to power losses
- Contains 45, 40-foot long containers
 - 8 feet x 9.5 feet x 40 feet
- 30 stacked as double layer, 15 as single layer




Google Container

10¹ meters



Google Container 100 meters







- 2 long rows, each with 29 racks
- Cooling below raised floor
- Hot air returned behind racks

Equipment Inside a Container



Server (in rack format):





7 foot Rack: servers + Ethernet local area network switch in middle ("rack switch")

Array (aka cluster):
server racks + larger local
area network switch
("array switch") 10X
faster => cost 100X: cost
f(N²)

Google Rack


- Google rack with 20 servers + Network Switch in the middle
- 48-port 1 Gigabit/sec Ethernet switch every other rack
- Array switches connect to racks via multiple 1 Gbit/s links
- 2 datacenter routers connect to array switches over 10 Gbit/s links



Great Ideas in Computer Architecture

- 1. Design for Moore's Law
 - -- WSC, Container, Rack
- 2. Abstraction to Simplify Design
- 3. Make the Common Case Fast
- 4. Dependability via Redundancy
 - -- Multiple WSCs, Multiple Racks, Multiple Switches
- 5. Memory Hierarchy
- 6. Performance via Parallelism/Pipelining/Prediction
 - -- Task level Parallelism, Data Level Parallelism

Google Server Internals 10-1 meters



Google Board Details

- Supplies only 12 volts
- Battery per board vs.
 large battery room
 - Improves PUE: 99.99%efficient local battery vs94% for battery room
- 2 SATA Disk Drives
 - 1 Terabyte capacity each
 - 3.5 inch disk drive
 - 7200 RPM

- 2 AMD Opteron
 Microprocessors
 - Dual Core, 2.2 GHz
- 8 DIMMs
 - 8 GB DDR2 DRAM
- 1 Gbit/sec Ethernet
 Network Interface Card

Programming Multicore Microprocessor: OpenMP

```
#include <omp.h>
#include <stdio.h>
static long num_steps = 100000;
int value[num steps];
int reduce()
         int sum = 0;
   int i;
#pragma omp parallel for private(x) reduction(+:sum)
   for (i=1; i \le num steps; i++){
     sum = sum + value[i];
```


Great Ideas in Computer Architecture

- 1. Design for Moore's Law
 - -- More transistors = Multicore + SIMD
- 2. Abstraction to Simplify Design
- 3. Make the Common Case Fast
- 4. Dependability via Redundancy
- 5. Memory Hierarchy
 - -- More transistors = Cache Memories
- 6. Performance via Parallelism/Pipelining/ Prediction
 - -- Thread-level Parallelism

AMD Opteron Microprocessor




AMD Opteron Microarchitecture




AMD Opteron Pipeline Flow

For integer operations




- 12 stages (Floating Point is 17 stages)
- Up to 106 RISC-ops in progress


AMD Opteron Block Diagram



AMD Opteron Microprocessor



AMD Opteron Core



Programming One Core: C with Intrinsics

```
void mmult(int n, float *A, float *B, float *C)
 for (int i = 0; i < n; i+=4)
  for ( int i = 0; j < n; j++)
     m128 c0 = mm load ps(C+i+j*n);
   for( int k = 0; k < n; k++)
    c0 = _mm_add_ps(c0, _mm_mul_ps(_mm_load_ps(A+i+k*n),
                                         mm load1 ps(B+k+j*n)));
   _mm_store_ps(C+i+j*n, c0);
```

Inner loop from gcc –O -S

Assembly snippet from innermost loop:


```
movaps (%rax), %xmm9
mulps %xmm0, %xmm9
addps %xmm9, %xmm8
movaps 16(%rax), %xmm9
mulps %xmm0, %xmm9
addps %xmm9, %xmm7
movaps 32(%rax), %xmm9
mulps %xmm0, %xmm9
addps %xmm9, %xmm6
movaps 48(%rax), %xmm9
mulps %xmm0, %xmm9
addps %xmm9, %xmm5
```

Great Ideas in Computer Architecture


- 1. Design for Moore's Law
- 2. Abstraction to Simplify Design
 - -- Instruction Set Architecture, Micro-operations
- 3. Make the Common Case Fast
- 4. Dependability via Redundancy
- Memory Hierarchy
- 6. Performance via Parallelism/Pipelining/Prediction
 - -- Instruction-level Parallelism (superscalar, pipelining)
 - -- Data-level Parallelism

SIMD Adder


- Four 32-bit adders that operate in parallel
 - Data Level Parallelism




One 32-bit Adder



1 bit of 32-bit Adder




Complementary MOS Transistors (NMOS and PMOS) of NAND Gate



×	У	Z
0 volts	0 volts	3 volts
0 volts	3 volts	3 volts
3 volts	0 volts	3 volts
3 volts	3 volts	0 volts


Physical Layout of NAND Gate 10⁻⁷ meters



10⁻⁷ meters

Scanning Electron Microscope

100 nanometers




Top View




Cross Section

10⁻⁶ meters


Block Diagram of Static RAM




1 Bit SRAM in 6 Transistors



Physical Layout of SRAM Bit




SRAM Cross Section




DIMM Module

- DDR = Double Data Rate
 - Transfers bits on Falling AND Rising Clock Edge
- Has Single Error Correcting, Double Error Detecting Redundancy (SEC/DED)
 - 72 bits to store 64 bits of data
 - Uses "Chip kill" organization so that if single
 DRAM chip fails can still detect failure
- Average server has 22,000 correctable errors and 1 uncorrectable error per year


DRAM Bits



DRAM Cell in Transistors




Physical Layout of DRAM Bit



10⁻⁷ meters

100 nanometers

Cross Section of DRAM Bits



AMD Dependability

- L1 cache data is SEC/DED protected
- L2 cache and tags are SEC/DED protected
- DRAM is SEC/DED protected with chipkill
- On-chip and off-chip ECC protected arrays include autonomous, background hardware scrubbers
- Remaining arrays are parity protected
 - Instruction cache, tags and TLBs
 - Data tags and TLBs
 - Generally read only data that can be recovered from lower levels

Programming Memory Hierarchy: Cache Blocked Algorithm

 The blocked version of the i-j-k algorithm is written simply as (A,B,C are submatricies of a, b, c)

```
for (i=0;i<N/r;i++)
for (j=0;j<N/r;j++)
for (k=0;k<N/r;k++)
C[i][j] += A[i][k]*B[k][j]</pre>
```

- r = block (sub-matrix) size (Assume r divides N)
- X[i][j] = a sub-matrix of X, defined by block row i and block column j

Great Ideas in Computer Architecture

- 1. Design for Moore's Law
 - -- Higher capacities caches and DRAM
- 2. Abstraction to Simplify Design
- 3. Make the Common Case Fast
- 4. Dependability via Redundancy
 - -- Parity, SEC/DEC
- 5. Memory Hierarchy
 - -- Caches, TLBs
- 6. Performance via Parallelism/Pipelining/Prediction
 - -- Data-level Parallelism

Course Summary

- As the field changes, Computer Architecture courses change, too!
- It is still about the software-hardware interface
 - Programming for performance!
 - Parallelism: Task-, Thread-, Instruction-, and Data-MapReduce, OpenMP, C, SSE instrinsics
 - Understanding the memory hierarchy and its impact on application performance
- Interviewers ask what you did this semester!

Thanks to the TAs!

- Xu Qingwen 徐晴雯
- ToDo: Add other TA's info...