## Computer Architecture I Midterm I- (corrected version)

Chinese Name: $\qquad$

Pinyin Name: $\qquad$

E-Mail ... @shanghaitech.edu.cn:

| Question |  | Points | Score |
| :---: | :---: | :---: | :---: |
|  | 1 | 1 |  |
| 2 | 23 |  |  |
| 2 | 3 | 13 |  |
|  | 4 | 18 |  |
|  | 5 | 14 |  |
|  | 6 | 15 |  |
| 7 | 16 |  |  |
| 7 |  |  |  |
| Total: |  | 100 |  |

- This test contains 10 numbered pages, including the cover page, printed on both sides of the sheet.
- We will use gradescope for grading, so only answers filled in at the obvious places will be used.
- Use the provided blank paper for calculations and then copy your answer here.
- Please turn off all cell phones, smartwatches, and other mobile devices. Remove all hats and headphones. Put everything in your backpack. Place your backpacks, laptops and jackets out of reach.
- You have 110 minutes to complete this exam. The exam is closed book; no computers, phones, or calculators are allowed. You may use one A4 page (front and back) of handwritten notes in addition to the provided green sheet.
- The estimated time needed for each of the 6 topics is given in parenthesis. The total estimated time is 95 minutes.
- There may be partial credit for incomplete answers; write as much of the solution as you can. We will deduct points if your solution is far more complicated than necessary. When we provide a blank, please fit your answer within the space provided.
- Do NOT start reading the questions/ open the exam until we tell you so!
- Unless otherwise stated, always assume a 32 bit machine for this midterm.

1 1. First Task (worth one point): Fill in you name
Fill in your name and email on the front page and your ShanghaiTech email on top of every page (without @shanghaitech.edu.cn) (so write your email in total 10 times).
2. SDS (23 points; 20 minutes)
(a) Draw a CMOS Network that performs the function AND. Inputs are: X, Y, 1 V and 0 V , the output is Z . Be sure to make proper use of the special characteristics of the p-channel transistors and the n -channel transistors.

## Mystery circuit

You are given the following digital circuit. The register has a setup time of 12 ns , a hold time of 7 ns , and a CLK-to-Q delay of 8 ns , and each logic gate has a delay of 20 ns . Assume inputs $\mathrm{X}, \mathrm{Y}$ and Z are driven by registers with the same specifications.


2 (b) What is the critical path delay, and what is the maximum clock frequency at which the circuit will operate correctly?

8 (c) Assume that during clock cycle 0 the value at the input D of the register is 0 . Fill the following table with the values of the register just before the second clock cycle (Q 1), the output R at the same time ( R 1 ) and the output R just before the third clock cycle ( R 2), given the input values for $\mathrm{X}, \mathrm{Y}, \mathrm{Z}$ as provided in the table (assume that $\mathrm{X}, \mathrm{Y}$ and Z keep a constant value at those clock cycles).

| A | B | C | Q 1 | R 1 | R 2 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 |  |  |  |
| 1 | 0 | 0 |  |  |  |
| 0 | 1 | 0 |  |  |  |
| 1 | 1 | 0 |  |  |  |
| 0 | 0 | 1 |  |  |  |
| 1 | 0 | 1 |  |  |  |
| 0 | 1 | 1 |  |  |  |
| 1 | 1 | 1 |  |  |  |

2 (d) Using $\mathrm{X}, \mathrm{Y}$ and Z as the input and Q 1 as the output, extract a boolean expression using the Sum of Products form from your table.

2 (e) Minimize the above form.

3 (f) Can you use this minimized from to simply the circuit shown above? Explain how or why not.
3. Hazardous Conditions ( 13 points; 15 min )

Assume that we have a standard 5-stage pipelined CPU with no forwarding. Register file writes can happen before reads, in the same clock cycle. We also have comparator logic that begins at the beginning of the decode stage and calculates the next PC by the end of the decode stage. For now, assume there is no branch delay slot. The remainder of the questions pertains to the following piece of MIPS code:

|  | Instructions | Cycle |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| 0 | start: addu \$t0 \$t1 \$t4 | IF | D | EX | MEM | WB |  |  |  |  |  |
| 1 | addiu \$ 2 \$t0 0 |  | IF | D | EX | MEM | WB |  |  |  |  |
| 2 | ori \$ t \$ t 20 xDEAD |  |  | IF | D | EX | MEM | WB |  |  |  |
| 3 | beq \$t2 \$t3 label |  |  |  | IF | D | EX | MEM | WB |  |  |
| 4 | addiu \$t2 \$t3 6 |  |  |  |  | IF | D | EX | MEM | WB |  |
| 5 | label: addiu \$v0 \$0 10 |  |  |  |  |  | IF | D | EX | MEM | WB |
| 6 | syscall |  |  |  |  |  |  |  |  |  |  |

(a) For each instruction dependency below (the line numbers are given), provide the type of hazard and the length of the stall needed to resolve the hazard. If there is no hazard, write "no hazard".
$0 \rightarrow 1$ : addu \$t0 \$t1 \$t4 $\rightarrow$ addiu \$t2 \$t0 0
$0 \rightarrow 3:$ addu $\$ t 0 \$ t 1 \$ t 4 \rightarrow$ beq $\$ \mathrm{t} 2 \$ \mathrm{t} 3$ label
$1 \rightarrow 3$ : addiu $\$ \mathrm{t} 2 \$ \mathrm{t} 00 \rightarrow$ beq $\$ \mathrm{t} 2 \$$ t 3 label
$2 \rightarrow 3$ : ori $\$ \mathrm{t} 3 \$ \mathrm{t} 20 \mathrm{xDEAD} \rightarrow$ beq $\$ \mathrm{t} 2 \$ \mathrm{t} 3$ label
$3 \rightarrow 4:$ beq $\$ \mathrm{t} 2 \$ \mathrm{t} 3$ label $\rightarrow$ addiu $\$ \mathrm{t} 2 \$ \mathrm{t} 36$

For the following questions, assume that our CPU now has forwarding and other optimizations implemented as presented in class and in the book.
(b) Which of these instruction dependencies would cause a pipelining hazard?
A. ori $\$ \mathrm{t} 3 \$ \mathrm{t} 20 \mathrm{xDEAD} \rightarrow$ beq $\$ \mathrm{t} 2 \$ \mathrm{t} 3$ label
B. ori \$t3 \$t2 0xDEAD $\rightarrow$ addiu \$t2 \$t3 6
C. ori \$t3 \$t2 0xDEAD $\rightarrow$ addiu \$t3 \$0 10
D. lw \$t3 0(\$t2) $\rightarrow$ addiu \$t4 \$t3 4
E. lw \$t3 0 (\$t2) $\rightarrow$ addiu \$t4 \$t2 4
F. beq \$t2 \$t3 label $\rightarrow$ addiu \$t2 \$t3 6
G. addiu $\$$ t2 $\$$ t3 $6 \rightarrow$ beq $\$$ t2 $\$$ t3 label
H. None of above
(b)
(c) If we were given a branch delay slot, which instruction would reduce the most amount of pipelining hazards if moved into the branch delay slot? If all instructions are equally beneficial, or no instruction removes any hazards, write "nop" as your answer.
(c) $\qquad$
4. You have a case of the soiflz? Go to Datapathology! (18 points; 18 min )

See the single-cycle MIPS datapath you all know and love below. Ignore pipelining for the question. Your job is to modify the CPU to support a new MIPS instruction to perform the following C code in one MAL instruction (ptr is an array of int):

```
if(ptr[IMMEDIATE] == 0) {
    ptr[IMMEDIATE] = 1;
}
```



We'll call our new instruction soiffz, for store one $\underline{i} \underline{\text { f }}$ load zero. If the word (that is stored IMMEDIATE integers past the base pointer in $\mathbf{r s} \bar{s}$ is $\overline{0}$, then set that word to be 1 .
5 (a) Make up the syntax for the MAL MIPS instruction that does it (show an example where ptr lives in \$t0, and IMMEDIATE is 8 ). On the right, show the register transfer language (RTL) description of soiflz.

| Syntax | RTL |
| :---: | :---: |
|  |  |
|  |  |
|  |  |

6 (b) Change as little as possible in the datapath above (draw your changes right in the figure) to enable soiffz and list all changes below. Your modification may use adders, shifters, muxes, wires, and new control signals. If necessary, you may replace existing labels. You may not need all boxes.

| (i) |  |
| :---: | :--- |
| (ii) |  |
| (iii) |  |
| (iv) |  |

5 (c) We now want to set all the control lines appropriately. List what each signal should be: an intuitive name or $\{0,1, x-$ don't care $\}$. Include any new control signals you added.

| RegDst | RegWr | nPC_sel | ExtOp | ALUSrc | ALUctr | MemWr | MemtoReg |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |

2 (d) Your smart friend argues that because of this very instruction, you should have a fourth instruction format (in addition to R, I and J). Theres a clear downside: it would cause more complexity with control \& datapath. That said, what would be the upside?
5. Memory access ( 14 points; 15 min )

Consider a 32-bit physical memory space and a $16 \mathrm{KiB}, 5$ bits for offset field, 4-way associative cache with LRU replacement. After the execution of the following code:

```
int ARRAY_SIZE = 16 * 1024;
int arr[ARRAY_SIZE]; // *arr is aligned to a cache block
/* loop 1 */
for (int i = 0; i < ARRAY_SIZE; i += 8)
    arr[i] = i;
    arr[i+1] += 1;
/* loop 2 */
for (int i = ARRAY_SIZE - 4; i >= 0; i -= 4)
    arr[i+1] = arr[i];
```

2 (a) 1. We have learnt 6 great ideas in Computer Architecture. So using cache corresponds to which idea?
(a)

2 (b) 2. What is the hit rate of loop 1? What types of misses (of the 3 Cs ), if any, occur as a result of loop 1?
(b) $\qquad$
2 (c) 3. What is the hit rate of loop 2? What types of misses (of the 3 Cs ), if any, occur as a result of loop 2?
(c)

## AMAT

Recall that AMAT $=$ Hit Time + Miss Rate * Miss Penalty.
Suppose your system consists of:
A L1 that hits in 2 cycles and has a local miss rate of $20 \%$
A L2 that hits in 15 cycles and has a global miss rate of 5\%
Main memory hits in 100 cycles

2 (d) 1. What is the local miss rate of L2?
(d) $\qquad$
2 (e) 2 . What is the AMAT of the system?
(e) $\qquad$
(f) 3. Suppose we want to reduce the AMAT of the system to 8 or lower by adding in a L3. If the L3 has a local miss rate of $30 \%$, what is the largest hit time that the L3 can have?
6. IEEE 754 ( 15 points; 15 min )

Given the indicated number representation, fill in the blank with exactly one of LESS THAN $(<)$, $\operatorname{GREATER}$ THAN $(>)$, or EQUAL TO $(=)$. E.g., $1<2$ and $1>0$.
1 (a) IEEE Standard Single-Precision Floating-Point Numbers
A. $10000000010011011010010011110101_{\text {two }}$
B. $10000000011101110111001010110101_{\text {two }}$

A $\qquad$ B
(b) IEEE Standard Single-Precision Floating-Point Numbers
A. $11101111010111011110010011110101_{\text {two }}$
B. $11101100011101110111000010110101_{\text {two }}$

A $\qquad$ B
(c) IEEE Standard Single-Precision Floating-Point Numbers
A. 0x9A2F 6AC0
B. $0 \times 9 \mathrm{CBC} \mathrm{BCBB}$

A $\qquad$

## 16 bit float

We want to develop a new half-precision floating-point standard for 16-bit machines. The basic structure is as follows:

| $S$ | Exponent | Significand |  |
| :---: | :---: | :---: | :---: |
| 15 | 14 | 9 | 8 |

Everything else follows the IEEE standard 754 for floating point, except in 16 bits.

2 (d) Originally we will subtract 127 from the exponent, what is the value now?
(d) $\qquad$
(e) What's the implicit exponent when it is a Denormalized number?
(e) $\qquad$
(f) Convert the decimal number -10.625 to floating point. Write your answer in hexadecimal.
(g) What's the smallest positive number can represent with those 16 bit?
7. Parallel Computation (16 points; 12 min )
(a) Name all elements of the Flynn Taxonomy and provide a short description for each element and name an example if you can.

1 (b) Provide the formula for Amdahl's Law.
(b)
(c) Assume you parallelize your thesis experimentation program for use on our supercomputer. $90 \%$ of the computation can be perfectly parallelized. Initially you are given 36 cores (so the speedup of the parallel part is 36 ). What is the initial speedup of the program? The due date for your thesis is approaching, so you beg your Prof. for more computation power and are finally given 16384 cores. Calculate the (approximate) speed improvement compared to the initially granted 36 cores.
(d) What is loop unrolling? What are the advantages of it (name at least 3)?

No question here...

