# CS 110 Computer Architecture 

## Finite State Machines, Functional Units

Instructor:
Sören Schwertfeger
http://shtech.org/courses/ca/
School of Information Science and Technology SIST
ShanghaiTech University
Slides based on UC Berkley's CS61C

## Levels of Representation/Interpretation



$$
\begin{aligned}
& \operatorname{temp}=v[k] ; \\
& v[k]=v[k+1] ; \\
& v[k+1]=\text { temp; }
\end{aligned}
$$

| Iw | $\$ t 0,0(\$ 2)$ | Anything can be represented |
| :--- | ---: | ---: |
| lw | $\$ t 1,4(\$ 2)$ | as a number, |
| sw | $\$ t 1,0(\$ 2)$ | i.e., data or instructions |
| sw | $\$ 0,4(\$ 2)$ |  |


| 0000 | 1001 | 1100 | 0110 | 1010 | 1111 | 0101 | 1000 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1010 | 1111 | 0101 | 1000 | 0000 | 1001 | 1100 | 0110 |
| 1100 | 0110 | 1010 | 1111 | 0101 | 1000 | 0000 | 1001 |
| 0101 | 1000 | 0000 | 1001 | 1100 | 0110 | 1010 | 1111 |

## Machine Interpretation <br> Hardware Architecture Description (e.g., block diagrams)

## Architecture

 Implementation

## Type of Circuits

- Synchronous Digital Systems consist of two basic types of circuits:
- Combinational Logic (CL) circuits
- Output is a function of the inputs only, not the history of its execution
- E.g., circuits to add A, B (ALUs)
- Sequential Logic (SL)
- Circuits that "remember" or store information
- aka "State Elements"
- E.g., memories and registers (Registers)


## Uses for State Elements

- Place to store values for later re-use:
- Register files (like \$1-\$31 in MIPS)
- Memory (caches and main memory)
- Help control flow of information between combinational logic blocks
- State elements hold up the movement of information at input to combinational logic blocks to allow for orderly passage


## Accumulator Example

Why do we need to control the flow of information?


Want:

$$
\begin{aligned}
& S=0 ; \\
& \text { for } \quad(i=0 ; i<n ; i++) \\
& \quad S=S+X_{i}
\end{aligned}
$$

Assume:

- Each $X$ value is applied in succession, one per cycle
- After n cycles the sum is present on S


## First Try: Does this work?



No!
Reason \#1: How to control the next iteration of the 'for' loop?
Reason \#2: How do we say: 'S=0’?

## Second Try: How About This?



Register is used to hold up the transfer of data to adder

Square wave clock sets when things change


Rough High (1)
timing ...Low (0) S
High (1)
Low (0)
Time


## Model for Synchronous Systems



- Collection of Combinational Logic blocks separated by registers
- Feedback is optional
- Clock signal(s) connects only to clock input of registers
- Clock (CLK): steady square wave that synchronizes the system
- Register: several bits of state that samples on rising edge of CLK (positive edge-triggered) or falling edge (negative edge-triggered)


## Register Internals



- n instances of a "Flip-Flop"
- Flip-flop name because the output flips and flops between 0 and 1
- $D$ is "data input", Q is "data output"
- Also called "D-type Flip-Flop"


## Flip-Flop Operation

- Edge-triggered d-type flip-flop
- This one is "positive edge-triggered"

- "On the rising edge of the clock, the input dis sampled and transferred to the output. At all other times, the input d is ignored."
- Example waveforms:


Flip-Flop Timing

- Edge-triggered d-type flip-flop
- This one is "positive edge-triggered"

- "On the rising edge of the clock, the input $d$ is sampled and transferred to the output. At all other times, the input d is ignored."
- Example waveforms (more detail):

CK
d

$q$ "clk-to-q" delay

## Camera Analogy Timing Terms

- Want to take a portrait - timing right before and after taking picture
- Set up time - don't move since about to take picture (open camera shutter)
- Hold time - need to hold still after shutter opens until camera shutter closes
- Time click to data - time from open shutter until can see image on output (viewscreen)


## Hardware Timing Terms

- Setup Time: when the input must be stable before the edge of the CLK
- Hold Time: when the input must be stable after the edge of the CLK
- "CLK-to-Q" Delay: how long it takes the output to change, measured from the edge of the CLK

Accumulator Timing 1/2


Accumulator Timing 2/2


## Maximum Clock Frequency

- What is the maximum frequency of this circuit?


Hint:
Frequency $=1 /$ Period

Max Delay = CLK-to-Q Delay + CL Delay + Setup Time

Critical Paths


Note: delay of 1 clock cycle from input to output.
Clock period limited by propagation delay of adder/shifter.

Pipelining to improve performance Timing...


- Insertion of register allows higher clock frequency.
- More outputs per second (higher bandwidth)
- But each individual result takes longer (greater latency)


## Recap of Timing Terms

- Clock (CLK) - steady square wave that synchronizes system
- Setup Time - when the input must be stable before the rising edge of the CLK
- Hold Time - when the input must be stable after the rising edge of the CLK
- "CLK-to-Q" Delay - how long it takes the output to change, measured from the rising edge of the CLK
- Flip-flop - one bit of state that samples every rising edge of the CLK (positive edge-triggered)
- Register - several bits of state that samples on rising edge of CLK or on LOAD (positive edge-triggered)


## Question



Clock->Q 1ns<br>Setup 1ns<br>Hold 1ns<br>AND delay 1ns

What is maximum clock frequency?

- A: 5 GHz
- B: 500 MHz
- C: 200 MHz
- D: 250 MHz
- E: $1 / 6 \mathrm{GHz}$


## Finite State Machines (FSM) Intro

- A convenient way to conceptualize computation over time
- We start at a state and given an input, we follow some edge to another (or the same) state
- The function can be represented with a "state transition diagram".

- With combinational logic and registers, any FSM can be implemented in hardware.


## FSM Example: 3 ones...

FSM to detect the occurrence of 3 consecutive 1's in the input.
INPUT $\otimes \sqrt{1} \oplus \sqrt{1111} \phi \sqrt{1 T 1} \phi \sqrt{11111} \phi$ OUTPUT $\Omega \Omega \Omega$

Draw the FSM...


Assume state transitions are controlled by the clock: on each clock cycle the machine checks the inputs and moves to a new state and produces a new output...

## Hardware Implementation of FSM

... Therefore a register is needed to hold the a representation of which state the machine is in. Use a unique bit pattern for each state.


Combinational logic circuit is used to implement a function that maps from present state and input to next state and output.


## FSM Combinational Logic

## Specify CL using a truth table

Truth table...

| PS | Input | NS | Output |
| :---: | :---: | :---: | :---: |
| 00 | 0 | 00 | 0 |
| 00 | 1 | 01 | 0 |
| 01 | 0 | 00 | 0 |
| 01 | 1 | 10 | 0 |
| 10 | 0 | 00 | 0 |
| 10 | 1 | 00 | 1 |

Representations of Combinational Logic (groups of logic gates)


## Building Standard Functional Units

- Data multiplexers
- Arithmetic and Logic Unit
- Adder/ Subtractor

Data Multiplexer ("Mux") (here 2-to-1, n-bit-wide)


## N instances of 1-bit-wide mux

 How many rows in TT?
$c=\bar{s} a \bar{b}+\bar{s} a b+s \bar{a} b+s a b$
$=\bar{s}(a \bar{b}+a b)+s(\bar{a} b+a b)$
$=\bar{s}(a(\bar{b}+b))+s((\bar{a}+a) b)$
$=\bar{s}(a(1)+s((1) b)$
$=\bar{s} a+s b$

How do we build a 1-bit-wide mux?


4-to-1 multiplexer?
$a b c d$
How many rows in TT?


$$
e=\overline{s_{1}} \overline{s_{0}} a+\overline{s_{1}} s_{0} b+s_{1} \overline{s_{0}} c+s_{1} s_{0} d
$$

Another way to build 4-1 max?


## Arithmetic and Logic Unit

- Most processors contain a special logic block called the "Arithmetic and Logic Unit" (ALU)
- We' ll show you an easy one that does ADD, SUB, bitwise AND, bitwise OR


when $S=00, R=A+B$ when $\mathrm{S}=01, \mathrm{R}=\mathrm{A}-\mathrm{B}$ when $S=10, R=A$ and $B$ when $S=11, R=A$ or $B$

Our simple ALU


## Question

Convert the truth table to a boolean expression ( $n o$ need to simplify):
$A: F=x y+x\left({ }^{\sim} y\right)$
$B: F=x y+(\sim x) y+\left({ }^{\sim} x\right)(\sim y)$
$C: F=(\sim x) y+x\left({ }^{\sim} y\right)$
$D: F=x y+(\sim x) y$

$E: F=(x+y)(\sim x+\sim y)$

## How to design Adder/Subtractor?

- Truth-table, then determine canonical form, then minimize and implement as we' ve seen before
- Look at breaking the problem down into smaller pieces that we can cascade or hierarchically layer


# Adder/Subtractor - One-bit adder LSB... 

$$
\quad \begin{array}{cc|cc}
\mathrm{a}_{0} & \mathrm{~b}_{0} & \mathrm{~s}_{0} & \mathrm{c}_{1} \\
\hline 00 & 0 & 0 & 0 \\
0 & 1 & 1 & 0 \\
1 & 0 & 1 & 0 \\
1 & 1 & 0 & 1 \\
& & & \\
& s_{0}= \\
c_{1}=
\end{array}
$$

Adder/Subtractor - One-bit adder


## Adder/Subtractor - One-bit adder (2/2)



$$
\begin{aligned}
s_{i} & =\operatorname{XOR}\left(a_{i}, b_{i}, c_{i}\right) \\
c_{i+1} & =\operatorname{MAJ}\left(a_{i}, b_{i}, c_{i}\right)=a_{i} b_{i}+a_{i} c_{i}+b_{i} c_{i}
\end{aligned}
$$

N 1-bit adders => 1 N-bit adder


What about overflow? Overflow = $\mathrm{c}_{\mathrm{n}}$ ?

Extremely Clever Subtractor:

$$
s=a+(-b)
$$



## In Conclusion

- Finite State Machines have clocked state elements plus combinational logic to describe transition between states
- Clocks synchronize D-FF change (Setup and Hold times important!)
- Standard combinational functional unit blocks built hierarchically from subcomponents

