CS 110 Computer Architecture

Virtual Memory

Instructor:

Sören Schwertfeger

http://shtech.org/courses/ca/

School of Information Science and Technology SIST

ShanghaiTech University


Slides based on UC Berkley's CS61C

Review

- Programmed I/O
- Polling vs. Interrupts
- Booting a Computer
 - BIOS, Bootloader, OS Boot, Init
- Supervisor Mode, Syscalls
- Base and Bounds
 - Simple, but doesn't give us everything we want
- Intro to VM

Traps/Interrupts/Exceptions

altering the normal flow of control



An external or internal event that needs to be processed - by another program - the OS. The event is often unexpected from original program's point of view.

Terminology


In CA (you'll see other definitions in use elsewhere):

- Interrupt caused by an event external to current running program (e.g. key press, mouse activity)
 - Asynchronous to current program, can handle interrupt on any convenient instruction
- Exception caused by some event during execution of one instruction of current running program (e.g., page fault, bus error, illegal instruction)
 - Synchronous, must handle exception on instruction that causes exception
- <u>Trap</u> action of servicing interrupt or exception by hardware jump to "trap handler" code

Precise Traps


- Trap handler's view of machine state is that every instruction prior to the trapped one has completed, and no instruction after the trap has executed.
- Implies that handler can return from an interrupt by restoring user registers and jumping back to interrupted instruction (EPC register will hold the instruction address)
 - Interrupt handler software doesn't need to understand the pipeline of the machine, or what program was doing!
 - More complex to handle trap caused by an exception than interrupt
- Providing precise traps is tricky in a pipelined superscalar out-of-order processor!
 - But handling imprecise interrupts in software is even worse.

Trap Handling in 5-Stage Pipeline



- How to handle multiple simultaneous exceptions in different pipeline stages?
- How and where to handle external asynchronous interrupts?

Save Exceptions Until Commit



Handling Traps in In-Order Pipeline

- Hold exception flags in pipeline until commit point (M stage)
- Exceptions in earlier instructions override exceptions in later instructions
- Exceptions in earlier pipe stages override later exceptions for a given instruction
- Inject external interrupts at commit point (override others)
- If exception/interrupt at commit: update Cause and EPC registers, kill all stages, inject handler PC into fetch stage


Trap Pipeline Diagram

Admin

- Final: Tue June 26
- If you cannot attend the final exam:
 - Write an email to Prof. Schwertfeger (soerensch@)
 - Let me know when you are available before and after
 - Let me know if you attended midterm I and midterm II

Virtual Memory


"Bare" 5-Stage Pipeline



 In a bare machine, the only kind of address is a physical address


What do we need Virtual Memory for? Reason 1: Adding Disks to Hierarchy

 Need to devise a mechanism to "connect" memory and disk in the memory hierarchy



What do we need Virtual Memory for? Reason 2: Simplifying Memory for Apps

- Applications should see the straightforward memory layout we saw earlier ->
- User-space applications should think they own all of memory
- So we give them a virtual view of memory



~ 0000 0000_{hex}

What do we need Virtual Memory for? Reason 3: Protection Between Processes

- With a bare system, addresses issued with loads/stores are real physical addresses
- This means any program can issue any address, therefore can access any part of memory, even areas which it doesn't own
 - Ex: The OS data structures
- We should send all addresses through a mechanism that the OS controls, before they make it out to DRAM - a translation mechanism

Address Spaces


- The set of addresses labeling all of memory that we can access
- Now, 2 kinds:
 - Virtual Address Space the set of addresses that the user program knows about
 - Physical Address Space the set of addresses that map to actual physical cells in memory
 - Hidden from user applications
- So, we need a way to map between these two address spaces

Blocks vs. Pages

- In caches, we dealt with individual blocks
 - Usually ~64B on modern systems
 - We could "divide" memory into a set of blocks
- In VM, we deal with individual pages
 - Usually ~4 KB on modern systems
 - Larger sizes also available: 4MB, very modern 1GB!
 - Now, we'll "divide" memory into a set of pages
- Common point of confusion: Bytes, Words, Blocks, Pages are all just different ways of looking at memory!

Bytes, Words, Blocks, Pages

Ex: 16 KiB DRAM, 4 KiB Pages (for VM), 128 B blocks (for caches), 4 B words (for lw/sw)




Address Translation

- So, what do we want to achieve at the hardware level?
 - Take a Virtual Address, that points to a spot in the Virtual Address Space of a particular program, and map it to a Physical Address, which points to a physical spot in DRAM of the whole machine

Virtual Address	Virtual Page Number	Offset

Address Translation




Paged Memory Systems

Processor-generated address can be split into:

Virtual Page Number Offset


• A page table contains the physical address of the base





Page tables make it possible to store the pages of a program non-contiguously.

Private (Virtual) Address Space per Program




 Physical Memory acts like a "cache" of pages for currently running programs. Not recently used pages are stored in secondary memory, e.g. disk (in "swap partition")

Where Should Page Tables Reside?

- Space required by the page tables (PT) is proportional to the address space, number of users, ...
 - => Too large to keep in registers inside CPU


- Idea: Keep page tables in the main memory
 - Needs one reference to retrieve the page base address and another to access the data word
 - => doubles the number of memory references! (but we can fix this using something we already know about...)

Page Tables in Physical Memory



Linear (simple) Page Table

- Page Table Entry (PTE) contains:
 - 1 bit to indicate if page exists
 - And either PPN or DPN:
 - PPN (physical page number) for a memory-resident page
 - DPN (disk page number) for a page on the disk
 - Status bits for protection and usage (read, write, exec)
- OS sets the Page Table Base Register whenever active user process changes



Suppose an instruction references a memory page that isn't in DRAM?

- We get a exception of type "page fault"
- Page fault handler does the following:
 - If virtual page doesn't yet exist, assign an unused page in DRAM, or if page exists ...
 - Initiate transfer of the page we're requesting from disk to DRAM, assigning to an unused page
 - If no unused page is left, a page currently in DRAM is selected to be replaced (based on usage)
 - The replaced page is written (back) to disk, page table entry that maps that VPN->PPN is marked as invalid/DPN
 - Page table entry of the page we're requesting is updated with a (now) valid PPN

Size of Linear Page Table

With 32-bit memory addresses, 4-KB pages:

- $=> 2^{32} / 2^{12} = 2^{20}$ virtual pages per user, assuming 4-Byte PTEs,
- => 2²⁰ PTEs, i.e, 4 MB page table per process!

Larger pages?


- Internal fragmentation (Not all memory in page gets used)
- Larger page fault penalty (more time to read from disk)

What about 64-bit virtual address space???


Even 1MB pages would require 2⁴⁴ 8-Byte PTEs (35 TB!)

What is the "saving grace"? Most processes only use a set of high address (stack), and a set of low address (instructions, heap)

Hierarchical Page Table – exploits sparcity of virtual address space use



Address Translation & Protection



 Every instruction and data access needs address translation and protection checks


A good VM design needs to be fast (~ one cycle) and space efficient

Translation Lookaside Buffers (TLB)

Address translation is very expensive! In a two-level page table, each reference becomes several memory accesses

Solution: Cache some translations in TLB

TLB hit => Single-Cycle Translation
TLB miss => Page-Table Walk to refill



TLB Designs

- Typically 32-128 entries, usually fully associative
 - Each entry maps a large page, hence less spatial locality across pages => more likely that two entries conflict
 - Sometimes larger TLBs (256-512 entries) are 4-8 way setassociative
 - Larger systems sometimes have multi-level (L1 and L2) TLBs
- Random or FIFO replacement policy
- Upon context switch? New VM space! Flush TLB ...
- "TLB Reach": Size of largest virtual address space that can be simultaneously mapped by TLB

Example: 64 TLB entries, 4KB pages, one page per entry