Computer Architecture I Mid-Term II

Chinese Name: _____

Pinyin Name: _____

E-Mail ... @shanghaitech.edu.cn: _____

Question	Points	Score
1	1	
2	15	
3	13	
4	10	
5	10	
6	18	
7	20	
8	13	
Total:	100	

- This test contains 10 numbered pages, including the cover page, printed on both sides of the sheet.

- We will use gradescope for grading, so only answers filled in at the obvious places will be used.

- Use the provided blank paper for calculations and then copy your answer here.

- Please turn **off** all cell phones, smartwatches, and other mobile devices. Remove all hats and headphones. Put everything in your backpack. Place your backpacks, laptops and jackets out of reach.

- You have 120 minutes to complete this exam. The exam is closed book; no computers, phones, or calculators are allowed. You may use two A4 pages (front and back) of handwritten notes in addition to the provided green sheet.

- The estimated time needed for each of the 7 topics is given in parenthesis - roughly about 1 minute per point. The total estimated time is 110 minutes.

- There may be partial credit for incomplete answers; write as much of the solution as you can. We will deduct points if your solution is far more complicated than necessary. When we provide a blank, please fit your answer within the space provided.

- Do **NOT** start reading the questions/ open the exam until we tell you so!

- Unless otherwise stated, always assume a 32 bit machine for this exam.

1. First Task (worth one point): Fill in you name
   Fill in your name and email on the front page and your ShanghaiTech email on top of every page (without @shanghaitech.edu.cn) (so write your email in total 10 times).

2. **Floating Point Numbers** (15 points, 15 minutes)

We want to develop a new half-precision floating-point standard for 16-bit machines. The basic structure is as follows:

S	Exponent	Significand

15   14   8   7   0

Here are the design choices:

- 1 bit for sign
- 7 bits for the exponent
- 8 bits for the significand
- Everything else follows the IEEE standard 754 for floating point, except bias.

2   (a) Following the choices of the bias of the IEEE 754, what should the bias for this 16 bit float be?

2   (b) Convert the decimal number -10.625 to our 16 bit floating point number. Write your answer in hexadecimal.

2   (c) What is the smallest non-infinite **even** positive integer that is **NOT** representable?

3   (d) What is the smallest positive denormalized number?

3   (e) How many non-positive real numbers can be represented?

3   (f) Convert the floating point number 0xCA60 to a decimal number.

3. **FSM and SDS** (13 points, 15 minutes)

Here is a predefined finite state machine with 3 states in total:

1/0

1/0

0/0

1/1

0/0

S1

S0

S2

0/0

0/0

Jeff is flipping coins infinitely, and such FSM is created to help him detect certain **consecutive** outcome pattern. When the outcome is H(head), the FSM gets input 1. When the outcome is T(tail), the FSM gets input 0. And when certain pattern occurs, the FSM output 1. (So he may wait on pattern 001 which means a sequential outcome: TTH)

3 (a) Breifly explain which 3-bit pattern makes this FSM output 1 at the first time. (start at empty state S0):

2 (b) Now the FSM starts at $S0$, and read binary input from left to right.
How many times does this FSM output 1 given the input 1001101010011(start at empty state S0):

4

(c) Draw the FSM state diagram based on the following figure (assume the initial state shown) in the space below:

Requirements:
Specify the input/output on each transition edge. Input must be on the left of Output.
Each transition edge represent exactly 1 (input/output) combination.
Assume the CLK will keep ticking.

4

(d) Let $t_{\text{setup}} = t_{\text{hold}} = 40$ ps and $t_{\text{XOR}} = 30$ ps. If we run the above ciucuit on a 5-GHz processor and the input arrives t_{hold} after the clock triggers, what are the maximun and minimum $t_{\text{clk-to-q}}$ for the register to ensure proper functionality?

Min: _____   Max: _____

4. **Logic** (10 points, 10 minutes)

Hopefully you still remember multiplexers. Please see the simple 1-bit-wide mux below. On the left side, **a** and **b** are input pins, **s** serves as select bit and **c** is output pin.

3 (a) Please fill in the truth table presented.

s	a	b	c
0	1	1	
	1	0	
	0	1	
	0	0	
1	1	1	
	1	0	
	0	1	
	0	0	

3 (b) According to the truth table, please write down the boolean algebra expression on c with respect to a, b and s (directly from the truth table, no simplifications).

_____

4 (c) Start from your boolean algebra expression above and simplify it (write down the intermediate steps!).

_____

_____

_____

_____

5. **MIPS pipeline** (10 points, 10 minutes)

Compare two pipeline implementation options A and B with 4 and 7 stages, respectively.

[2]   (a) The logic delays of the pipeline stages are as follows:

	Stage 1	Stage 2	Stage 3	Stage 4	Stage 5	Stage 6	Stage 7
Option A	250 ps	180 ps	400 ps	200 ps	-	-	-
Option B	200 ps	150 ps	250 ps	250 ps	200 ps	150 ps	180 ps

What are the maximum clock rates for the two implementations?

Option A fs_max = _____ (include the unit with your result)

Option B fs_max = _____ (include the unit with your result)

[6]   (b) The table below states the operation of each pipeline stage:

	Stage 1	Stage 2	Stage 3	Stage 4	Stage 5	Stage 6	Stage 7
Option A	IF/ID	EXE	MEM	WB	-	-	-
Option B	IF	ID	EXE-1	EXE-2	EXE-3	MEM	WB

Compared to the MIPS CPU, option A merges IF and ID in a single stage, while option B splits EXE over three pipeline stages. Registers and memory are written to in the first half of the cycle and read during the second half of the cycle (same as MIPS) but there are no forwarding paths. How many instructions are executed after an **add** and a **lw** instruction, respectively, before the new register values can be used by the next instruction?

	# nops after add	# nops after lw
Option A	_____	_____
Option B	_____	_____

[2]   (c) Calculate the number of instructions executed per second for each implementation for the specified clock rate (these are not necessarily the correct results for part a) and CPI.

	clock rate	CPI	Instructions per second
Option A	3 GHz	1.5	_____
Option B	5 GHz	2.0	_____

6. **Pipeline Hazards** (18 points, 20 minutes)

The goal of the problem is to increase the execution speed of the code below by eliminating as many stalls and useless operations (**nop**s in the branch delay slots) as possible. The code runs on a 5-stage pipelined MIPS CPU with forwarding with the characteristics discussed in lectures.

Note: the branch delay slot is not hidden, i.e. **nop**s in the code below are always executed regardless of the branch decision.

The following table shows the code you'll be working with:

Table 1: Pipeline Hazard

loop:	sltiu $t0, $s0, 100	loop:	_____
	beq $t0, $0, exit		_____
	nop		_____
	lw $t0, 0($s1)		_____
	addiu $t0, $t0, 1		_____
	lw $t1, 0($s2)		_____
	addu $t0, $t0, $t1		_____
	sw $t0, 0($s2)		_____
	addiu $s0, $s0, 1		_____
	addiu $s1, $s1, 4		_____
	addiu $s2, $s2, 4		_____
	beq $0, $0, loop		_____
	nop		_____
exit:		exit:	_____

4   (a) Indicate stalls in the code above (Table 1) with arrows right to the instructions after which the stall occurs. The following is not necessarily correct and only used as an example:

loop:	sltiu $t0, $s0, 100
→	beq $t0, $0, exit
	nop

3   (b) How many cycles does it take to execute the entire code sequence above (Table 1), including stalls and **nop**s?

$$N_1 = \text{_____} cycles$$

3   (c) Assuming all stalls and nops can be eliminated (also for the code above, Table 1), by how many cycles does the execution time **decrease**?

$$N_2 = \text{_____} cycles$$

8   (d) Rewrite the code in Table 1, eliminating as many stalls and nops as possible. The improved code must store the same results to memory, but register values may differ between the two versions when exit is reached. Fill in the right side of Table 1.

7. **Caches !** (20 points, 25 minutes)
This C code runs on a 32-bit MIPS machine with 4 GiB of memory and a single L1 cache. Vectors A and B live in different places of memory, are of equal size (n is a power of 2 and a [natural number] multiple of the cache size), block aligned. The size of the cache is C, a power of 2 (and always bigger than the block size, obviously)

```
1    // sizeof(uint8_t) = 1
2    Swap(uint8_t *A, uint8_t *B, int n) {
3      uint8_t tmp;
4      for (int i = 0; i < n; i++) {
5
6        tmp = A[i]; //_____
7
8        A[i] = B[i]; //_____
9
10       B[i] = tmp; //_____
11
12                    //_____
13     }
14    }
```

Consider **Swap** code for (a) and (b). And for all hit:miss ratio, you should write in format "XXX:YYY", where "XXX" and "YYY" can be hit number and miss number during executing. You can simplify them, they may contain symbols.

3

(a) If the cache is direct mapped and the best (hit more) hit:miss ratio is H:1, what is the block size in bytes?

3

(b) What is the worst hit:miss rate?

4

(c) Fill the code in the comment lines so that it does the same thing as **Swap** inner for loop. but **improves** the (b) hit:miss rate(hit more). You may not need all the blanks.

4

(d) If the block size is a bytes, what is the worst hit:miss ratio for your improved **Swap** ?

6

(e) We next change the cache to be 2-way set-associative, and lets go back to just considering **Swap** with out improvement. What is the worst hit:miss rate (hit fewest) for **Swap** with the following replacement policies? The cache size is C (bytes), the block size is a (bytes), LRU = Least Recently Used, MRU = Most Recently Used.

     1. LRU and an empty cache

     2. MRU and a full cache

8. Parallel Computation (13 points; 15 min)

5 (a) Name all elements of the Flynn Taxonomy and provide a short description for each element and name an example if you can.

1 (b) Provide the formula for Amdahl's Law.

(b) _____

3 (c) What is loop unrolling? What are the advantages of it (name at least 3)?

2 (d) What are SSE compiler intrinsics? What enable they us to do?

2 (e) What does the following instruction do exactly? Please also write C-pseudocode for this instruction!

```
mulpd %xmm0, %xmm1
```

Midterm II

Computer Architecture I   Scrap paper - do not submit!   May 17 2018