CS 110 Computer Architecture Synchronous Digital Systems

Instructor: Sören Schwertfeger

http://shtech.org/courses/ca/

School of Information Science and Technology SIST

ShanghaiTech University

Slides based on UC Berkley's CS61C

Levels of Representation/Interpretation



temp = v[k]; v[k] = v[k+1]; v[k+1] = temp;

lw xt0, 0(x2) lw xt1, 4(x2) sw xt1, 0(x2) sw xt0, 4(x2)

0000100111000110101011110101100010101111010110000000100111000110110001101010111101011000000010010101100000001001110001101111



You are Here!

- Software
 Parallel Requests

 Assigned to computer
 e.g., Search "Katz"
- Parallel Threads
 Assigned to core
 e.g., Lookup, Ads
- Parallel Instructions

 >1 instruction @ one time
 e.g., 5 pipelined instructions
- Parallel Data

>1 data item @ one time e.g., Add of 4 pairs of words

- Hardware descriptions All gates @ one time
- Programming Languages



Hardware Design

- Next several weeks: how a modern processor is built, starting with basic elements as building blocks
- Why study hardware design?
 - Understand capabilities and limitations of HW in general and processors in particular
 - What processors can do fast and what they can't do fast (avoid slow things if you want your code to run fast!)
 - Background for more in-depth HW courses
 - Hard to know what you'll need for next 30 years
 - There is only so much you can do with standard processors: you may need to design own custom HW for extra performance
 - Even some commercial processors today have customizable hardware!
 - E.g. Google Tensor Processing Unit (TPU)

Synchronous Digital Systems

Hardware of a processor, such as the MIPS, is an example of a Synchronous Digital System

Synchronous:

- All operations coordinated by a central clock
 - "Heartbeat" of the system!

Digital:

- Represent all values by discrete values
- Two binary digits: 1 and 0
- Electrical signals are treated as 1's and 0's
 - 1 and 0 are complements of each other
- High /low voltage for true / false, 1 / 0

Switches: Basic Element of Physical Implementations

 Implementing a simple circuit (arrow shows action if wire changes to "1" or is *asserted*):



Switches (cont'd)

Compose switches into more complex ones (Boolean functions):



Historical Note

- Early computer designers built ad hoc circuits from switches
- Began to notice common patterns in their work: ANDs, ORs, ...
- Master's thesis (by Claude Shannon, 1940) made link between work and 19th Century Mathematician George Boole

 Called it "Boolean" in his honor
- Could apply math to give theory to hardware design, minimization, ...



Transistors

- High voltage (V_{dd}) represents 1, or true
 - In modern microprocessors, Vdd ~ 1.0 Volt
- Low voltage (0 Volt or Ground) represents 0, or false
- Pick a midpoint voltage to decide if a 0 or a 1
 - Voltage greater than midpoint = 1
 - Voltage less than midpoint = 0
 - This removes noise as signals propagate a big advantage of digital systems over analog systems
- If one switch can control another switch, we can build a computer!
- Our switches: CMOS transistors

CMOS Transistor Networks

- Modern digital systems designed in CMOS
 - MOS: Metal-Oxide on Semiconductor
 - C for complementary: use *pairs* of normally-*on* and normally-*off* switches
- CMOS transistors act as voltage-controlled switches
 - Similar, though easier to work with, than electromechanical relay switches from earlier era
 - Use energy primarily when switching

CMOS Transistors

- Source _____Gate ____Drain
- Three terminals: source, gate, and drain
 - Switch action:

if voltage on gate terminal is (some amount) higher/lower than source terminal then conducting path established between drain and source terminals (switch is closed)



n-channel transitor

off when voltage at Gate is low on when:

voltage (Gate) > voltage (Threshold) (**High** resistance when gate voltage **Low**, **Low** resistance when gate voltage **High**)



High resistance when gate voltage High)

field-effect transistor (FET) => CMOS circuits use a combination of p-type and n-type metal-oxide-semiconductor field-effect transistors =>

MOSFET



Intel 14nm Technology

1 nm = 1 / 1,000,000,000 m; wavelength visible light: 400 – 700 nm



Plan view of transistors

Sense of Scale



1 nm = 1 / 1,000,000,000 m; wavelength visible light: 400 – 700 nm

14nm about 58 Silicon Atoms ...

Source: Mark Bohr, IDF14

CMOS Circuit Rules

- Don't pass weak values => Use Complementary Pairs
 - N-type transistors pass weak 1's (V_{dd} V_{th})
 - N-type transistors pass strong 0's (ground)
 - Use N-type transistors only to pass 0's (<u>N for negative</u>)
 - Converse for P-type transistors: Pass weak 0s, strong 1s
 - Pass weak 0's (V_{th}), strong 1's (V_{dd})
 - Use P-type transistors only to pass 1's (<u>P for positive</u>)
 - Use pairs of N-type and P-type to get strong values
- Never leave a wire undriven
 - Make sure there's always a path to V_{dd} or GND
- Never create a path from V_{dd} to GND (ground)
 - This would short-circuit the power supply!

CMOS Networks

p-channel transistor on when voltage at Gate is low off when: voltage(Gate) > voltage (Threshold)



n-channel transitor off when voltage at Gate is low on when: voltage(Gate) > voltage (Threshold) what is the relationship between x and y?

Х	Y
0 Volt (GND)	1 Volt (Vdd)
1 Volt (Vdd)	0 Volt (GND)

Called an *inverter* or *not gate*

Two-Input Networks



what is the relationship between x, y and z?									
	Х	Y	Z						
	0 Volt	0 Volt	1 Volt						
	0 Volt	1 Volt	1 Volt						
	1 Volt	0 Volt	1 Volt						
	1 Volt	1 Volt	0 Volt						

Called a NAND gate (NOT AND)

Question



Х	Y		Ζ			
		Α	В	С	D	
0 Volt	0 Volt	0	0	1	<u>1</u>	Volts
0 Volt	1 Volt	0	1	0	1	Volts
1 Volt	0 Volt	0	1	0	1	Volts
1 Volt	1 Volt	1	1	0	0	Volts

Combinational Logic Symbols

 Common combinational logic systems have standard symbols called logic gates



Remember...

• AND-



Admin

- Midterm I: April 3rd!
 - Allowed material: 1 <u>hand-written by you</u> English double-sided A4 cheat sheet.
 - Not copied original hand written everything
 - Violations:
 - Found before midterm: confiscate cheat sheet
 - During/ after: 0 pts in midterm
 - RISC-V green card provided by us!
 - No electronic devices no <u>Calculator</u>!
 - Content: Number representation, C, RISC-V, CALL
- Discussion:
 - Week 6 Monday, March 25: SDS
 - Week 6 Wednesday, March 27: Review Midterm I
 - Week 7 Monday, April 1: Review Midterm I
 - Week 7 Wednesday, April 3: SDS







Admin

- Webpage moved to robotics:
 - <u>https://robotics.shanghaitech.edu.cn/courses/ca/19s/</u>
- Old course pages for CA:
 - <u>https://robotics.shanghaitech.edu.cn/courses/ca/</u>
- Project 1.2 published
- HW4 published
- HW & Project plan for the next weeks published

Boolean Algebra

• Use plus "+" for OR

- "logical sum" 1+0 = 0+1 = 1 (True); 1+1=2 (True); 0+0 = 0 (False)

- Use product for AND (a•b or implied via ab)
 - "logical product"
 0*0 = 0*1 = 1*0 = 0 (False); 1*1 = 1 (True)
- "Hat" to mean complement (NOT)
- Thus

 $ab + a + \overline{c}$

- $= a \cdot b + a + \overline{c}$
- = (a AND b) OR a OR (NOT c)







Exhaustive list of the output value generated for each combination of inputs

How many logic functions can be defined with N inputs?

a	b	С	d	У
0	0	0	0	F(0,0,0,0)
0	0	0	1	F(0,0,0,1)
0	0	1	0	F(0,0,1,0)
0	0	1	1	F(0,0,1,1)
0	1	0	0	F(0,1,0,0)
0	1	0	1	F(0,1,0,1)
0	1	1	0	F(0,1,1,0)
0	1	1	1	F(0,1,1,1)
1	0	0	0	F(1,0,0,0)
1	0	0	1	F(1,0,0,1)
1	0	1	0	F(1,0,1,0)
1	0	1	1	F(1,0,1,1)
1	1	0	0	F(1,1,0,0)
1	1	0	1	F(1,1,0,1)
1	1	1	0	F(1,1,1,0)
1	1	1	1	F(1,1,1,1)

Truth Table Example #1: y = F(a,b): 1 iff $a \neq b$ a b y 000 0 1 1 1 0 1 1 1 0



T E	ruth Table E 32-bit Unsig	Example #3: aned Adder	
Α	В	C	_
000 0	000 0	000 00	-
000 0	000 1	000 01	
•	•	•	How
•	•	•	Many Rows ²
•	•	•	NO vv 5 :
111 1	111 1	111 10	

Truth Table Example #4: 3-input Majority Circuit

Y =

This is called *Sum of Products* form; Just another way to represent the TT as a logical expression

More simplified forms (fewer gates and wires)

b a C ()

Boolean Algebra: Circuit & Algebraic Simplification



original circuit

equation derived from original circuit

algebraic simplification

simplified circuit

Representations of Combinational Logic (groups of logic gates)



Laws of Boolean Algebra

$X \overline{X} = 0$	$X + \overline{X} = 1$
X 0 = 0	X + 1 = 1
X 1 = X	X + O = X
X X = X	X + X = X
X Y = Y X	X + Y = Y + X
(X Y) Z = X (Y Z)	(X + Y) + Z = X + (Y + Z)
(Y + Z) = X Y + X Z	X + Y Z = (X + Y) (X + Z)
X Y + X = X	(X + Y) X = X
$\overline{X}Y + X = X + Y$	$(\overline{X} + Y) X = X Y$
$\overline{XY} = \overline{X} + \overline{Y}$	$\overline{X + Y} = \overline{X} \overline{Y}$

Complementarity Laws of 0's and 1's Identities Idempotent Laws Commutativity Associativity Distribution Uniting Theorem Uniting Theorem v. 2 DeMorgan's Law

Boolean Algebraic Simplification Example

y = ab + a + c

. .

. . . .

. .

-

35

Boolean Algebraic Simplification Example

$$y = ab + a + c$$

= a(1) + c

= a + c

- abcy
- 0000
- 0011
- 0100
- 0111
- 1001
- 1011
- 1101
- 1111

= a(b+1) + c distribution, identity law of 1's identity

Question

• Simplify $Z = A + BC + \overline{A(BC)}$

- A: Z = 0
- B: $Z = \overline{A(1 + BC)}$
- C: Z = (A + BC)
- D: Z = BC
- E: Z = 1

Advertisement: Join the Robotics Lab

- Looking for motivated CS students
- Program Robots & Algorithms in C++, Python
- Supervision by Graduate Students & Prof.
- Interesting topics:
 - Mobile Manipulation
 - 3D Mapping (Range sensors, Cameras)
 - Rescue Robotics
- Start with research early, publish papers, get accepted to US Universities ;)
- https://robotics.shanghaitech.edu.cn/research
- Just drop by the lab (SIST 1D-203) & talk to students
 Write me an email: soerensch@shanghaitech.edu.cn



Robotics at ShanghaiTech University



ShanghaiTech Automation and Robotics Center STAR Center



Signals and Waveforms: Grouping



Signals and Waveforms: Circuit Delay



Sample Debugging Waveform

wave - default															_ 8 ×
<u>File Edit Gursor Zoom Bookma</u>	rk F <u>o</u> rma	t <u>W</u> indow													
🔁 🖬 🖨 🕴 👗 🖻 🛍 🗎 📐 🕽	§	- 🔍 (ə, Q, Q	.	li li	. (), (), [X								
/tb/DBG_00[10]	St0														
/tb/DBG 00[9]	St0								Г						
/tb/DBG_00[8]	St0						<u>п</u> г						\vdash		
/tb/DBG_00[7]	St 1		ſ			-									
么 /+Ь/DBG 00[6]	StO	П	Π	n		П	n	n n	П		П	n n			
么 /+Ь/DBG_00[5]	Sto														
▲ /+b/DBG_00[4]	Sto														
▲ /+b/DBG_00[3]	Sto							\vdash							
⊘ /tb/DBG_00[0]	Sto														
	Sto							+1							
⊘ /+L/DRG 00[0]	S+0	пп	пп			пп	пп	пп			пп	пп			
			l 1fof	003210	0038 00	38,003	8 0037	0038		1003		003-1		2h 1fee	
	3a	22		1000040	000,00	20,000	0/0007	0000	^			1000a	Tee 100	JUATIEC	
	0000	1fef		10038	2				ji j	fee			Ý1	fed	
	ff	li ti fi fi									100	ff	<u></u>	39	7
	0	2	3	: 11 2	2			3 4	15 11	2			3 1	2	
🥑 /tb/0E_n	St0														
🧶 /tb/RAMCS_n	St1														
/tb/ROMCS_n	St0														
🥙 /tb/₩E_n	St 1														
🥙 /tb/X_0E_n	St0											η			
🥥 /tb/X_RAMCS_n	St1														
/tb/X_ROMCS_n	St0							□							
/tb/ReadVRAM	St0														
/tb/CSyncX	St0														
	0 ps	99		 10	l Aus	10		10/		10	li i i i i i i i i i i i i i i i i i i	1		110	
	0 ps			10		10				10		10			
	Ⅰ ►														
96986540 ps to 111169300 p	S														1

Type of Circuits

- *Synchronous Digital Systems* consist of two basic types of circuits:
 - Combinational Logic (CL) circuits
 - Output is a function of the inputs only, not the history of its execution
 - E.g., circuits to add A, B (ALUs)
 - Sequential Logic (SL)
 - Circuits that "remember" or store information
 - aka "State Elements"
 - E.g., memories and registers (Registers)

Uses for State Elements

- Place to store values for later re-use:
 - Register files (like x1-x31 in RISC-V)
 - Memory (caches and main memory)
- Help control flow of information between combinational logic blocks
 - State elements hold up the movement of information at input to combinational logic blocks to allow for orderly passage

Accumulator Example

Why do we need to control the flow of information?



Assume:

- Each X value is applied in succession, one per cycle
- After n cycles the sum is present on S

First Try: Does this work?



No!

Reason #1: How to control the next iteration of the 'for' loop? Reason #2: How do we say: 'S=0'?

Second Try: How About This?

