Computer Architecture I Final

Chinese Name:	
Pinyin Name:	
Student ID:	
E-Mail @shanghaitech.edu.cn:	

Question	Points	Score
1	1	
2	14	
3	7	
4	5	
5	11	
6	8	
7	6	
8	7	
9	7	
10	20	
11	12	
12	2	

100

Total:

- This test contains 17 numbered pages, including the cover page, printed on both sides of the sheet.
- We will use Gradescope for grading, so only answers filled in at the obvious places will be used.
- Use the provided blank paper for calculations and then copy your answer here.
- Please turn off all cell phones, smartwatches, and other mobile devices. Remove all hats and headphones. Put everything in your backpack. Place your backpacks, laptops, and jackets out of reach.
- You have 120 minutes to complete this exam. The exam is closed book; no computers, phones, or calculators are allowed. You may use two A4 pages (front and back) of handwritten notes in addition to the provided RISC-V green sheet.
- There may be partial credit for incomplete answers; write as much of the solution as you can. We will deduct points if your solution is far more complicated than necessary. When we provide a blank, please fit your answer within the space provided.
- Do **NOT** start reading the questions/ open the exam until we tell you so!
- Unless otherwise stated, always assume a 32-bit machine for this exam.
- 1. First Task (worth one point): Fill in you name
 Fill in your name, email and student ID on the front page and your ShanghaiTech email on
 top of every following page (without @shanghaitech.edu.cn) (so write your email in total
 17 times).

	2.	Gen	neral questions	
2		(a)	Using IEEE 754 representation, what decima	al number is encoded?
			$0x41860000 \rightarrow$ Convert the following decimal number to sing (to hexadecimal form):	gle precision IEEE 754 floating point format
			$-21.75 \to 0x$	
			Solution: 16.75 0xC1AE0000	
2		(b)	Convert 2333_{ten}	
			To Binary	
			To Hexadecimal	
			Solution: 100100011101 91d	
2		(c)) How does the CPU communicate with these	I/O devices (as introduced in the lecture)?
			Mouses:	Disks:
			Solution: Polling Interrupt	
			Unicode is a powerful coding scheme that ca codepoint for emoji "Ear of Maize" () is U for characters like ASCII characters. Thus, va were developed. In the following 3 question right, i.e. low address is at left and high address	J+1F33D. However, it takes too much space ariable-length encoding schemes like UTF-8 s, suppose address space grows from left to
2		(d)	The corn emoji is represented by a two-byte 16. How are they stored in hexadecimal in machine? Choose the correct answer.	- -
			A. 0xd8 0x3c 0xdf 0x3d C. 0x3d 0xdf 0x3c 0xd8	B. 0xdf 0x3d 0xd8 0x3c D. 0x3c 0xd8 0x3d 0xdf

Big-endian: _____ Little-endian: _____

Consider the following C program:

Solution: Big-endian: A Little-endian: D

```
#include <stdio.h>
#include <stdint.h>
  \#define SLL(x,k) (x << k)
  \#define\ XOR(x,y)\ (x ^ y)
  void f (char *s, float *x){
        while (*s) {
              printf("%d.", (*s++)-'a');
        printf("%f\n", *x);
10
11
  }
12
  int main () {
13
        int i = SLL(2,2) - XOR(1,2);
        char *p = "it_is_weird";
        float x = 6.25e-1;
        f(p, &x);
        return 0;
19 }
```

(e) Which part of memory do the following variables belong to? Choose the correct answer from "stack", "heap" or "data".

"it_is_weird": _____ p: ____

Solution: data stack

(f) What is the value of i?


Solution: 5

[2] (g) What is the type of &x in line 17?

Solution: float *

3. **SDS**


(a) Rebuild this circuit with the fewest gates in the box, using **only** AND, OR and NOT gates:



Solution: Its a NAND gate: (not (and A B))

- (b) For the circuit below, assume:
 - setup time is 15ns
 - hold time is 30ns
 - AND gate delay is 10ns

If the clock rate is 10 MHz and x updates 25ns after the rising edge of the clock, what are the minimum and maximum values for the clk-to-Q delay to ensure proper functionality?



Min:_____ns

Max: ns

Solution: Min:20ns, Max:75ns

If the clk-to-Q delay is too fast, the input to the register will change before the hold time is finished. Thus, the minimum clk-to-Q delay is $t_{hold} - t_{AND} = 30 - 10 = 20$ ns.

On the other hand, we must make sure the critical path is no longer than the clock period, which is 100 ns (= 1/(10 MHz)). In other words, $t_{\text{setup}} + t_{\text{AND}} + t_{\text{clk-to-Q}} \le 100 \text{ns}$, or $t_{\text{clk-to-Q}} \le 100 \text{ns} - t_{\text{setup}} - t_{\text{AND}}$. Solving yields $t_{\text{clk-to-Q}} \le 75 \text{ ns}$.

4. CALL

(a) Among all four types of addresses (1. PC-Relative Address; 2. Absolute Function Address; 3. External Function Reference; 4. Static Data Reference), which of the types need to be relocated in the linker?

Solution: 2, 3, 4

- (b) Please give the correct order of the loader.
 - 1. Copies arguments passed to the program onto the stack
 - 2. Jumps to start-up routine that copies programs arguments from stack to registers and sets the PC
 - 3. Creates new address space for program large enough to hold text and data segments, along with a stack segment
 - 4. Copies instructions and data from executable file into the new address space
 - 5. Reads executable files header to determine size of text and data segments
 - 6. Initializes machine registers

Solution: 5 3 4 1 6 2

5. Datapathology

6

Consider adding the following instruction to RISC-V:

Instruction	Operation			
cse rd, rs1, rs2	if $(R[rs1]!=R[rs2])$ $R[rd] = R[rs1] - R[rs2];$			
	else $Mem[R[rd]] = 1;$			


(a) What type of instruction will cse be? If multiple formats work, choose all that apply.
a. R-type b. I-type c. S-type d. U-type

(a) _____a


- (b) Implement cse in the datapath. Choose all correct implementations for (i), (ii), (iii).
 - **Note 1**: The control signal CSE is 1 if and only if the instruction is cse, 0 otherwise.

Note 2: The RegFile in the below datapath has one additional out-port Reg[rd], which outputs the value at AddrD from the RegFile.


Make sure the functions of the original RISC-V CPU are still preserved!




i. Select the correct component to fill in blank (i) in the Execution Stage.



ii. Select the correct component to fill in blank (ii) in the Memory Stage.



iii. Select the correct component to fill in blank (iii) in the Write Back Stage.



Solution: (i)b,c; (ii)d; (iii)b

(c) Fill in the correct control signals for cse. You may assume the immSel signal is correctly implemented. The possible values for each signal are given below. If the exact value of

that signal doesn't matter, then select Don't Care (X). If it is possible for a signal to be "Don't Care", then select "Don't Care" instead of a more specific value (e.g. a value of (0) or (1) is correct when the signal could instead be (X)).

(0)Signal=0; (1)Signal=1; (2)Signal=2; (R)Write Disabled; (W)Write Enabled; (X)Don't Care; (A)AND; (B)OR; (C)ADD; (D)SUB

CSE	PCSel	RegWEn	BrUn	BSel	ASel	ALUSel	MemRW	WBSel
1								

```
Solution: (0);(R);(X);(0);(0);(D);(R);(1)
```

6. Pipelining

Consider the standard 5-stage pipelined RISC-V CPU with instruction fetch, register read, ALU, memory, and register write stages. Register writes happen before register reads in the same clock cycle, branch comparison is done during the register read stage, there is a branch delay slot, and forwarding is implemented.

For the following stream of instructions, assume that t0 is not equal to 0, so the branch is not taken.

```
start: lw t0 0(a0)
beq t0, 0, end
addi t0, t0, 10
sw t0 0(a0)
end:
```

Logic in each stage of the pipeline has the following timing:

Instruction	Register	ALU	Memory	Register
Fetch	Read			Write
150ps	100ps	100ps	200ps	100ps

The pipelining registers in between stages have the following timing:

Clock-to-Q	Hold time	Setup
30ps	20ps	30ps

(a) For each pair of instructions, write down whether the CPU needs to be stalled for the execution of the second instruction, and if so, for how many cycles.

(i)

6

```
start: lw $t0 0($a0)
beq $t0, 0, end
```

(ii)

(iii)

```
addi $t0, $t0, 10
sw $t0 0($a0)
```

Solution: (i) stall for 2 cycles; (ii) no stall (iii)no stall

(b) What is the minimum clock period, in picoseconds, with which the processor can run?

Solution: 260


7. Superscalar Processors

(a) Calculate the CPI (cycle per instruction) of a program with following parameters.

Operation	$Freq_i$	CPI_i
ALU	50%	2
Load	20%	6
Store	10 %	4
Branch	20 %	3

Solution: $50\% \times 2 + 20\% \times 6 + 10\% \times 4 + 20\% \times 3 = 3.2$ (cycles).

(b) Here is a simplified datapath schematic diagram of a superscalar processor. Fill in the following blanks.



- 1. Fetch buffer sits between stage _____ and stage _____.
- 2. In each cycle, fetch two instructions; issue both simultaneously if one is _____

and other is _____.

Solution: 1, 2; integer/memory, floating point

8. Vectorization

4

(a) You are required to compute the sum of all elements in a vector, that is sum $=\sum_{i=0}^n a_i$. The int vector is stored in an array whose address is aligned to a multiple of 16 bytes. Suppose n is a multiple of 4 and the sum does not cause overflow. Finish the following C code using the SSE Intrinsics. All variables have been declared for you and you **should not** declare more variables. You might find the following intrinsics useful:

- __m128i _mm_add_epi32 (__m128i a, __m128i b): add packed 32-bit integers
- __m128i _mm_srli_si128 (__m128i a, int imm8): shift a right by imm8 bytes while shifting in zeros
- int _mm_cvtsi128_si32 (__m128i a): Copy the lower 32-bit integer in a to dst.

1

2

```
Solution:
int sum (int *a, int n) {
    __m128i result = _mm_loadu_si128((__m128i const *) a),tmp;
    for (int i = 4; i < n; i += 4) {
        tmp = _mm_loadu_si128 ((__m128i const *) (a + i));
        result = _mm_add_epi32 (result, tmp);
}

tmp = _mm_srli_si128 (result, 8);
result = _mm_add_epi32 (result, tmp);
tmp = _mm_srli_si128 (result, 4);
result = _mm_add_epi32 (result, tmp);
return _mm_cvtsi128_si32 (result);
}</pre>
```

(b) Which type of Flynn Taxonomy does SSE fit in? Give its full name.

Solution: Single Instruction Multiple Data

(c) Can the previous program achieve $4.5 \times$ speed up compared with the linear method (i.e. use a single thread to add one by one)? Provide the name of the corresponding law. What is the maximum speed up it can achieve in theory?

Solution: No. Amdahl's law. $4 \times$ at most.

9. Virtual Memory/ TLB

4

(a) Consider an access pattern to those page tables: 3, 2, 1, 0, 3, 2, 4, 3, 2, 1, 0, 4. How many misses in the TLB will happen if the TLB can hold 3 entries? Which pages are in the TLB in the end? What if the TLB can hold 4 entries? The replacement policy is Least Recently Used (LRU) and the TLB is empty at start.

3 entries: Misses: Entries at end:

4 entries: Misses: Entries at end:

```
Solution: 10. 1, 0, 4.
```

8. 4, 2, 0, 1.

(b) Consider the same access pattern in (a) and the TLB size is 3. If we change the replacement policy to FIFO, how many misses will happen? What if the TLB size is 4?

3 entries: Misses: Entries at end:

4 entries: Misses: Entries at end:

Solution:

9. 4, 1, 0.

10. 0, 4, 2, 1.

(c) Does the increment in page table's size always lead to reduction in page faults? *This is also called Bélády's anomaly*.

Solution: No.

10. RISC-V meets \$!

Notice: We assume a 32-bit machine by default. No matter which replacement policy, if the block is not full, use FIFO to fill it.

(a) Read the given code, answer following questions. (You should show the process of your calculation. Only giving a solution will receive no points.)

```
uint64_t array[LENGTH] = {0};
for (int i = 0; i < REPEAT; i++) {
   for (int j = 0; j < LENGTH; j += STEP_SIZE) {
      array[j] = array[j] + j;
      printf("%ld\n", array[j]);</pre>
```

```
6     }
7 }
```

If REPEAT = 4, LENGTH = 32, STEP_SIZE = 1 and the four-way set-associative cache has 4 sets, the length of *tag* field is 26-bit. The replacement policy is FIFO, write policy is write back. Calculate the miss rate, then answer the dominat type of miss (3Cs).

Solution: 4 sets means the *index* field length is $\log_2 4 = 2$, therefore, the *offset* field length is 32-2-26 = 4. The block size is $2^4 = 16$ Bytes, contains 2 long int. In first outer iteration, because of compulsory misses, the 32×3 accesses result in 32/2 = 16 misses. In the following 3 outer iterations, all accesses hit in cache. Therefore, the total miss rate is $16/(32 \times 3 \times 4) = \frac{1}{24} \approx 4.1667\%$. Dominate miss type is "Compulsory".

Read the given RISC-V code. (a0 is the begin address of an integer array with length 1024.)

```
li t0, 0
          li t1, 1024
          li t2, 2
          blt t0, t1, loop # 2
  exit:
          li a0, 10
          ecall
          rem t3, t0, t2
  loop:
          beq t3, zero, if
  else:
          addi t3, t0, -1
          slli t3, t3, 2
10
          0x00AE0E33
11
          1w + 4, 0 (t3)
          0x004E2F03
          add t4, t4, t5
          sw t4, 4(t3)
15
              continue
16
          slli t3, t0, 2
17
          add t3, t3, a0
18
          1w t4, 0(t3)
19
          addi t4, t4, 1
20
          sw t4, 0(t3)
  continue: addi t0, t0, 1
              exit
```

In the following questions, if the instruction is a pseudo instruction, you should convert it to its corresponding basic instruction. Every blank can only be filled with **ONE** instruction or hex number.

index	tag	block				
0b000	0x0	li t0, 0	li t1, 1024	li t2, 2	blt t0, t1, loop	
0b001						
0b010						
0b011						
0b100						
0b101						
0b110						
0b111						

Because instructions are also stored in memory and PC is address, instruction cache calculation can be treated as normal cache. Answer the following questions (appendix: ecall is a 32-bit instruction):

1. Calculate the length of *tag* and *offset* field. (You should show the process of your calculation. Only giving a solution will receive no point)

2. If we run the previous RISC-V code, which sets will be filled? Please list them in their filling order.

3. In every row in the above table fill in the one instruction that is causing the miss. You must fill in the correct place, otherwise you will receive no point even the instruction is correct.

Solution:

- 1. $|\text{offset}| = \log_2 16 = 4$, |tag| = 32 4 3 = 25.
- 2. $0b001 \rightarrow 0b100 \rightarrow 0b101 \rightarrow 0b010 \rightarrow 0b011$ (every block contains 4 instructions, it is easy to get this order) (This question is 1 point)
- 3. As following, both with and without labels are correct. The hex instruction can be the instruction after your converting (converted incorrectly does not matter).

index	tag	block			
0b000	0x0	li t0, 0	li t1, 1024	li t2, 2	blt t0, t1, loop
0b001				rem t3, t0, t2	
0b010		addi t3, t0, -1			
0b011		0x004E2F03			
0b100		slli t3, t0, 2			
0b101		sw t4, 0(t3)			
0b110					
0b111					

- (c) Answer the following cache questions (You should show the process of your calculation. Only giving a solution will receive no point):
 - 1. We have a 4-way associative 1-level data cache with LRU replacement policy. It has 64 16-Bytes blocks. Run the previous RISC-V code, calculate the cache hit rate.

2. Now assume a direct-mapped 3-level data cache. L1 cache has the same configuration as the previous sub-question. L1 hit time is 2 cycles. L2 cache has 90% local hit rate and 20 cycles hit time. L3 cache has 99% local hit rate and 400 cycles hit time. Direct access to thememory will take 1000 cycles. Run the previous RISC-V code (use the previous hit rate), calculate the AMAT.

Solution:

1. The RISC-V code's corresponding C code is:

```
int array[1024] = {0};
for (int i = 0; i < 1024; i++) {
   if (i % 2 == 2)
        array[i] = array[i] + 1;
   else
        array[i] = array[i - 1] + array[i];
}</pre>
```

Therefore, every adjacent two integers will cause 5 memory access which one miss and four hit. After that, the next two integers' 5 memory access will all

hit. That means, 10 memory access will cause 1 miss and 9 hit. The cache size can easily calculate that only compulsory and capacity conflicts. So, total hit rate is 90%.

- 2. AMAT= $2 + 0.1 \times (20 + 0.1 \times (400 + 0.01 \times 1000)) = 8.1$ cycles.
- 2 (d) Convert between instructions and hex numbers:
 - 1. li t2, 2:
 - 2. 0x004E2F03:

Solution:

- 1. 0x00200393 (addi x7 x0 2) or 0x00238013 (addi x0 x7 2)
- 2. lw t5, 4(t3) (lw x30 4(x28) also OK)

11. OpenMP and Optimization

(a) Read this piece of code and answer the following questions.

```
#include <omp.h>

void matrixMul (int n, double *A, double *B, double *C) {
   int i, j, k;
   #pragma omp parallel for private(k)
   for (int i = 0; i < n; i++)
        for (int j = 0; j < n; j++)
        for (int k = 0; k < n; k++)
        C[i+j*n] += A[i+k*n] * B[k+j*n];
}</pre>
```

- 1. OpenMP is a parallel computing model based on shared memory. Identify the data sharing attributes of the following variables with 'shared' or 'private'.
 - 1) i
 - 2) j _____
 - 3) k
- 2. Reorder the nested loops as well as the OpenMP directive to achieve performance at least no poorer than any of the serial versions. Note that you can only use exactly one line of OpenMP directive.

2

(b) Time matters!! Use OpenMP directives to parallelize the dot production as fast as you can! P.S. you don't have to fill in both blanks.

```
#include <omp.h>

double dotp(double* x, double* y) {
   double sum = 0.0;

for(int i=0; i<ARRAY_SIZE; i++)

sum += x[i] * y[i];</pre>
```

```
return sum;
12 }
```

Solution: At line 5, #pragma omp parallel for reduction (+:sum)

2 12. **Meltdown**

Which of those concepts are essential to understanding how Meltdown works? Circle the correct answer (T if the concept is essential, F otherwise).

• T / F : Virtual Memory

• T / F : Pipelining

• T / F : Abstraction

• T / F : Speculative Execution

• T / F : Caches

• T / F : Dependability via Redundancy

• T / F : Timing

• T / F : TLB

• T / F : Amdahl's Law

• T / F : Kernel Space

Solution: T(T&F)FTFFTFT