CS 110 Computer Architecture Lecture 7: Multiplication and Floating Point

Instructors: Sören Schwertfeger & Chundong Wang

https://robotics.shanghaitech.edu.cn/courses/ca/20s/

School of Information Science and Technology SIST

ShanghaiTech University

Slides based on UC Berkley's CS61C

Summary of RISC-V Instruction Formats

31 30 25	24 21 20	19 15	14 12	2 11 8 7	6 0	
funct7	rs2	rs1	funct3	rd	opcode	R-type
imm[11	L:0]	rs1	funct3	rd	opcode	l-type
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	S-type
imm[12 10:5]	rs2	rs1	funct3	imm[4:1 11]	opcode	B-type
	imm[3	31:12]		rd	opcode] U-type
imm[20 10:	1 11]]	imm[19:12]	rd	opcode	J-type

All RV32 R-format instructions

add	0110011	rd	000	rs1	rs2	0000000
sub	0110011	rd	000	rs1	rs2	0100000
sll	0110011	rd	001	rs1	rs2	0000000
slt	0110011	rd	010	rs1	rs2	0000000
sltu	0110011	rd	011	rs1	rs2	0000000
xor	0110011	rd	100	rs1	rs2	0000000
srl	0110011	rd	101	rs1	rs2	0000000
sra	0110011	rd	101	rs1	rs2	0100000
or	0110011	rd	110	rs1	rs2	0000000
and	0110011	rd	111	rs1	162	0000000

Different encoding in funct7 + funct3 selects different operations

All RV32 I-format Arithmetic Instructions

	imm[11:0]		rs1	000	rd	0010011	addi
	imm[1]	1:0]	rs1	010	rd	0010011	slti
	imm[11:0]		rs1	011	rd	0010011	sltiu
imm[11:0]		rs1	100	rd	0010011	xori	
	imm[11:0]		rs1	110	rd	0010011	ori
	imm[11:0]		rs1	111	rd	0010011	andi
0	000000	shamt	rs1	001	rd	0010011	slli
Q	000000	shamt	rs1	101	rd	0010011	srli
0	100000	shamt	rs1	101	rd	0010011	srai

One of the higher-order immediate bits is used to distinguish "shift right logical" (SRLI) from "shift right arithmetic" (SRAI) "Shift-by-immediate" instructions only use lower 5 bits of the immediate value for shift amount (can only shift by 0-31 bit positions)

All RV32 Load Instructions

imm[11:0]	rs1	000	rd	0000011	lb
imm[11:0]	rs1	001	rd	0000011	lh
imm[11:0]	rs1	010	rd	0000011	lw
imm[11:0]	rs1	100	rd	0000011	lbu
imm[11:0]	rs1	101	rd	0000011	lhu

funct3 field encodes size and 'signedness' of load data

- LBU is "load unsigned byte"
- LH is "load halfword", which loads 16 bits (2 bytes) and sign-extends to fill destination 32bit register
- LHU is "load unsigned halfword", which zero-extends 16 bits to fill destination 32-bit register
- There is no LWU in RV32, because there is no sign/zero extension needed when copying 32 bits from a memory location into a 32-bit register

S-Format Used for Stores

	<u>31 25</u>	24 20	19 15	14 12	2 11 7	7 6	0
	Imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	
	7	5	5	3	5	7	
C	offset[11:5]	src	base	width	offset[4:0] STORE	

- Store needs to read two registers, rs1 for base memory address, and rs2 for data to be stored, as well immediate offset!
- Can't have both rs2 and immediate in same place as other instructions!
- Note that stores don't write a value to the register file, *no rd*!
- RISC-V design decision is move low 5 bits of immediate to where rd field was in other instructions keep rs1/rs2 fields in same place
 - register names more critical than immediate bits in hardware design

Keeping Registers always in the Same Place...

- The critical path for *all operations* includes fetching values from the registers
- By always placing the read sources in the same place, the register file can read without hesitation
 - If the data ends up being unnecessary (e.g. I-Type), it can be ignored
- Other RISCs have had slightly different encodings
 - Necessitating the logic to look at the instruction to determine which registers to read
- Example of one of the (many) little tweaks done in RISC-V to make things work better

S-Format Example

• RISC-V Assembly Instruction:

sw x14, 8(x2)



All RV32 Store Instructions

Imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	sb
Imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	sh
Imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	sw

width

• Store byte, halfword, word

RISC-V Conditional Branches

- E.g., BEQ x1, x2, Label
- Branches read two registers but don't write a register (similar to stores)
- How to encode label, i.e., where to branch to?

Branching Instruction Usage

- Branches typically used for loops (if-else, while, for)
 - Loops are generally small (< 50 instructions)
 - Function calls and unconditional jumps handled with jump instructions (J-Format)
- **Recall:** Instructions stored in a localized area of memory (Code/Text)
 - Largest branch distance limited by size of code
 - Address of current instruction stored in the program counter (PC)

PC-Relative Addressing

- PC-Relative Addressing: Use the immediate field as a two's-complement offset to PC
 - Branches generally change the PC by a small amount
 - Can specify $\pm 2^{11}$ 'unit' addresses from the PC
- Why not use byte as a unit of offset from PC?
 - Because instructions are 32-bits (4-bytes)
 - We don't branch into middle of instruction

Scaling Branch Offset

- One idea: To improve the reach of a single branch instruction, multiply the offset by four bytes before adding to PC
- This would allow one branch instruction to reach ± 2¹¹ × 32-bit instructions either side of PC
 - Four times greater reach than using byte offset

RISC-V Feature, n×16-bit instructions

- Extensions to RISC-V base ISA support 16-bit compressed instructions and also variable-length instructions that are multiples of 16-bits in length
- To enable this, RISC-V scales the branch offset by 2 bytes even when there are no 16-bit instructions
- Reduces branch reach by half and means that ½ of possible targets will be errors on RISC-V processors that only support 32-bit instructions (as used in this class)
- RISC-V conditional branches can only reach ± 2¹⁰ × 32-bit instructions on either side of PC

Branch Calculation

- If we don't take the branch: PC = PC + 4 (i.e., next instruction)
- If we do take the branch: PC = PC + immediate*2

• Observations:

 immediate is number of (1/2-) instructions to jump (remember, specifies words) either forward (+) or backwards (-))

RISC-V B-Format for Branches

31	30	25 24	20	19	15 14	12	11	8	7	6	0
imm[12]	imm[10:	5] r	:s2	rs1	f	unct3	imm[4:1]	imm[11	opcod	e
1	6		5	5		3		4	1	7	
offset	[12 10:5] r	s2	rs1	fı	unct3	off	set[4	1:1 11]	BRANC	CH

- B-format is mostly same as S-Format, with two register sources (rs1/rs2) and a 12-bit immediate imm[12:1]
- But now immediate represents values -4096 to +4094 in 2-byte increments
- The 12 immediate bits encode even 13-bit signed byte offsets (lowest bit of offset is always zero, so no need to store it)

Branch Example, Determine Offset

• RISC-V Code:

Loop	beq	x19,x10,End	0	Count
	add	x18,x18,x10	> 1	instructions
	addi	x19,x19,-1	S 2	from branch
	j	Loop	5 3	
End:	# targ	et instructio	on 4	

- Branch offset = 4×32-bit instructions = 16 bytes
- (Branch with offset of 0, branches to itself)

Branch Example, Determine Offset

• RISC-V Code:

Loop	o: beq	x19,x10,End	0	Count
	add	x18,x18,x10	> 1	instructions
	addi	x19,x19,-1	≤ 2	from branch
	j	Loop	ζ 3	
End	: # targ	get instructio	on 4	

<u>;;;;;;;</u> ;	01010	10011	000	??????	1100011
imm	rs2=10	rs1=19	BEQ	imm	BRANCH

Branch Example, Encode Offset

• RISC-V Code:

Loop	beq	x19,x10,End	
	add	x18,x18,x10	
	addi	x19,x19,-1	Soffset = 16 bytes = 8x2 bytes
	j	Loop	5
End:	# targ	jet instructio	n

<u>;;;;;;;;</u>	01010	10011	000	<u>;;;;;</u>	1100011
imm	rs2=10	rs1=19	BEQ	imm	BRANCH

RISC-V Immediate Encoding

Instruction encodings, inst[31:0]

31	30	25	24	20	19	15	14	12	11	870	6	0	
f	unct7		rs2		rs	1	funct	:3	rd		opcode		R-type
	imm	\[1]	L:0]		rs	1	funct	:3	rd		opcode		l-type
im	n [11:5]]	rs2		rs	1	funct	:3	imm[4:	0]	opcode		S-type
imm	[12]10	:5]	rs2		rs	1	funct	:3	imm[4:1	11]	opcode		B-type

32-bit immediates produced, imm[31:0]

31	25 24	12	11	10	5	4	1	0	
	-inst[3	1]-		inst	[30:25]	inst[24:21]	inst[20]	l-imm.
	-inst[3	1]-		inst	[30:25]	inst	[11:8]	inst[7]	S-imm.
				A					
<u> </u>	-inst[31]-		inst[7] inst	[30:25]	inst	[11:8]	0	B-imm.
Jpper	bits sign-extended	from	inst[31	.] always	Only bit 7 immediat	of instr e betwe	ruction ch een S and	nanges role in I B	

Branch Example, complete encoding

beq x19,x10, offset = 16 bytes



All RISC-V Branch Instructions

imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU

Questions on PC-addressing

- Does the value in branch immediate field change if we move the code?
 - If moving individual lines of code, then yes
 - If moving all of code, then no ('position-independent code')
- What do we do if destination is > 2¹⁰ instructions away from branch?
 - Other instructions save us

U-Format for "Upper Immediate" Instructions

31 12	11 7	6 0
imm[31:12]	rd	opcode
20	5	7
U-immediate[31:12]	dest	LUI
U-immediate[31:12]	dest	AUIPC

- Has 20-bit immediate in upper 20 bits of 32-bit instruction word
- One destination register, rd
- Used for two instructions
 - LUI Load Upper Immediate
 - AUIPC Add Upper Immediate to PC

LUI to Create Long Immediates

- LUI writes the upper 20 bits of the destination with the immediate value, and clears the lower 12 bits.
- Together with an ADDI to set low 12 bits, can create any 32-bit value in a register using two instructions (LUI/ADDI).

LUI x10, 0x87654 # x10 = 0x87654000ADDI x10, x10, 0x321# x10 = 0x87654321

One Corner Case

How to set 0xDEADBEEF? LUI x10, 0xDEADB # x10 = 0xDEADB000ADDI x10, x10, 0xEEF # x10 = 0xDEADAEEF

ADDI 12-bit immediate is always sign-extended, if top bit is set, will subtract 1 from upper 20 bits

Solution

```
How to set 0xDEADBEEF?
LUI x10, 0xDEADC # x10 = 0xDEADC000
ADDI x10, x10, 0xEEF # x10 = 0xDEADBEEF
```

Pre-increment value placed in upper 20 bits, if sign bit will be set on immediate in lower 12 bits.

Assembler pseudo-op handles all of this:

li x10, 0xDEADBEEF # Creates two instructions

Actually: Important!

The assembler treats the provided number for ADDI as signed number. So in order to get 0xEEF, we have to provide the according negative number! So actually, only this works:

ADDI x10, x10, -273 # -273 = 0xFFFFFFEEF

AUIPC

- Adds upper immediate value to PC and places result in destination register
- Used for PC-relative addressing

Label: AUIPC x10, 0 # Puts address of label in x10

J-Format for Jump Instructions



- JAL saves PC+4 in register rd (the return address)
 - Assembler "j" jump is pseudo-instruction, uses JAL but sets rd=x0 to discard return address
- Set PC = PC + offset (PC-relative jump)
- Target somewhere within ±2¹⁹ locations, 2 bytes apart
 ±2¹⁸ 32-bit instructions
- Immediate encoding optimized similarly to branch instruction to reduce hardware cost

Uses of JAL

- # j pseudo-instruction
- j Label = jal x0, Label # Discard return address
- # Call function within 2^{18} instructions of PC jal ra, FuncName

JALR Instruction (I-Format)

31		20 19	15	514	12	11 .	760
	imm[11:0]		rs1	func3		rd	opcode
	12		5	3		5	7
	offset[11:0]	b	ase	0		dest	JALR

- JALR rd, rs, immediate
 - Writes PC+4 to rd (return address)
 - Sets PC = rs + immediate
 - Uses same immediates as arithmetic and loads
 - *no* multiplication by 2 bytes
 - In contrast to branches and JAL

Uses of JALR

ret and jr psuedo-instructions
ret = jr ra = jalr x0, ra, 0

Call function at any 32-bit absolute address
lui x1, <hi20bits>
jalr ra, x1, <lo12bits>

Jump PC-relative with 32-bit offset auipc x1, <hi20bits> jalr x0, x1, <lo12bits>

Summary of RISC-V Instruction Formats

31 30 25	24 21 20	19 15	14 12	2 11 8 7	6	0
funct7	rs2	rs1	funct3	rd	opcode	R-type
imm[1	1:0]	rs1	funct3	rd	opcode] I-type
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	S-type
imm[12 10:5]	rs2	rs1	funct3	imm[4:1 11]	opcode	B-type
	imm[31:12]		rd	opcode	U-type
imm[20 10	:1 11]]	imm[19:12]	rd	opcode	J-type

CORE INSTRUCTION FORMATS

	31	27	26	25	24	20	19	15	14	12	11	7	6	0
R	funct7			rs2		r	rsl		funct3		rd		Opcode	
I		im	n[11:	0]			r	s1	fun	ict3	rc	1	Opc	ode
s		imm[11:5	5]		rs	\$2	r	s1	fun	ict3	imm[[4:0]	opco	ode
SB	imm[12 10:5] rs2				r	rs1 funct3			imm[4	:1 11]	opco	ode		
U	imm[31:12]										rd		opeo	ode
UJ	imm[20 10:1 11 19:						.12]			ro	1	opcode		

Complete RV32I ISA

	$imm[31\cdot12]$			rd	0110111	LIII	1					1		1
	$\frac{\operatorname{imm}[01.12]}{\operatorname{imm}[31.12]}$			rd	0010111	AUIPC	000000)	shamt	rs1	001	rd	0010011	SLLI
imr	n[20 10.1 11 10]	0.19]		rd	1101111		000000)	shamt	rs1	101	rd	0010011	SRLI
imm[11.(<u>11[20 10.1 11 13</u>	".12] 	000	rd	1101111	IAID	0100000)	shamt	rs1	101	rd	0010011	SRAI
111111[11.0 immer[10]10.5]	ر ۹	181	000	IU :[4.1]11]	1100111	JALN	000000)	rs2	rs1	000	rd	0110011	ADD
$\lim_{ 12 10:5 }$	rsz	rsi	000	1mm[4:1 11]	1100011	BEQ	010000)	rs2	rs1	000	rd	0110011	SUB
1mm[12]10:5]	rs2	rsi	1001	1mm[4:1 11]	1100011	BNE	000000)	rs2	rs1	001	rd	0110011	SLL
1mm[12 10:5]	rs2	rsl	100	1mm[4:1 11]	1100011	BLT	000000	<u>)</u>	rs2	rs1	010	rd	0110011	SLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE	000000	<u>ן</u>	rs2	rs1	010	rd	0110011	SLTU
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU	000000	<u>,</u>	rs2	rs1	100	rd	0110011	XOR
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU	000000	<u>,</u>	rs9	ro1	100	rd	0110011	SBL
imm[11:0)]	rs1	000	rd	0000011	LB	010000	<u>)</u>	182	151 rc1	101	rd	0110011	SDA
imm[11:0)]	rs1	001	rd	0000011	LH	010000	<u>,</u>	182	181	101	nd nd	0110011	OD
imm[11:0)	rs1	010	rd	0000011	LW	000000)	rsz	rsi	110	ra	0110011	OR AND
imm[11:0]	rs1	100	rd	0000011	LBU	000000	J	rsz	rsı	111	ra	0110011	AND
imm[11:0		rs1	101	rd	0000011	LHU	0000	prec	a succ	00000	000	00000	0001111	FENCE
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB	0000	000	0 0000	00000	001	00000	0001111	FENCE.I
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH	000	000000	000	00000	000	00000	1110011	ECALL
imm[11:5]	rs2	rs1	010	$\operatorname{imm}[4.0]$	0100011	SW	000	000000	001	00000	000	00000	1110011	EBREAK
imm[11.(]	rs1	000	rd	0010011	ADDI		csr			001	rd	1110011	CSRRW
imm[11.0	<u>]</u>	ro1	010	rd	0010011	SUTI		csr	iot in		POTL	ires	1110011	CSRRS
imm[11.0	<u>ן</u> ו	re1	010	rd	0010011	SUTIU		csr		rs1	011	rd	1110011	CSRRC
imama [11.0	ן ב	181	100	nd	0010011	NODI		csr		zimm	101	rd	1110011	CSRRWI
imm[11:0	<u></u>	151	110	D1 br	0010011	ODI		csr		zimm	110	rd	1110011	CSRRSI
1mm[11:0	<u>/</u>	rsi	110	rd	0010011	ORI		csr		zimm	111	rd	1110011	CSRRCI
imm[11:0	J	rsl	111	rd	0010011	ANDI								1



HW

- HW2 is due this Friday
- HW3 will be published this week
 - RISC-V programming
 - In Venus simulator
 - Venus tutorial on the website

RISC-V ISA Specification

- Different modules
- Class covers RV32I Base Integer Instruction Set — RV64I (used in textbook) and RV128I also available
 - RV32E: Embedded Systems (only 16 registers)
- Various Extensions, named with leeters
- The RISC-V Instruction Set Manual; Volume II: Privileged Architecture
 - For Operating System

RISC-V Specifications

- <u>https://riscv.org/technical/specifications/</u>
 - ISA Specification
 - Debug Specification
 - Trace Specification
 - Compliance Framework
- <u>https://five-embeddev.com/riscv-isa-manual/latest/intro.html</u>
 - Manual
- <u>https://github.com/riscv/riscv-isa-manual/releases/latest</u>
 - Latest draft document

Editors: Andrew Waterman¹, Krste Asanović^{1,2} ¹SiFive Inc., ²CS Division, EECS Department, University of California, Berkeley andrew@sifive.com, krste@berkeley.edu March 5, 2021

Subset	Name	Implies						
Base ISA								
Integer	I							
Reduced Integer	E							
Standard Unprivileged Extensions								
Integer Multiplication and Division	М							
Atomics	A							
Single-Precision Floating-Point	F	Zicsr						
Double-Precision Floating-Point	D	F						
General	G	IMADZifencei						
Quad-Precision Floating-Point	Q	D						
Decimal Floating-Point	L							
16-bit Compressed Instructions	С							
Bit Manipulation	В							
Dynamic Languages	J							
Transactional Memory	Т							
Packed-SIMD Extensions	Р							
Vector Extensions	V							
User-Level Interrupts	N							
Control and Status Register Access	Zicsr							
Instruction-Fetch Fence	Zifencei							
Misaligned Atomics	Zam	A						
Total Store Ordering	Ztso							
Standard Supervisor-Lev	el Extensio	ons						
Supervisor-level extension "def"	Sdef							
Standard Hypervisor-Lev	el Extensio	ons						
Hypervisor-level extension "ghi"								
Standard Machine-Leve	el Extensio	ns						
Machine-level extension "jkl"	Zxmjkl							
Non-Standard Ext	ensions							
Non-standard extension "mno"	Xmno							

Base	Version	Status
RVWMO	2.0	Ratified
RV32I	2.1	Ratified
RV64I	2.1	Ratified
RV32E	1.9	Draft
RV128I	1.7	Draft
Extension	Version	Status
M	2.0	Ratified
A	2.1	Ratified
\mathbf{F}	2.2	Ratified
D	2.2	Ratified
Q	2.2	Ratified
\mathbf{C}	2.0	Ratified
Counters	2.0	Draft
L	0.0	Draft
B	0.0	Draft
J	0.0	Draft
T	0.0	Draft
P	0.2	Draft
V	0.7	Draft
Zicsr	2.0	Ratified
Zifencei	2.0	Ratified
Zam	0.1	Draft
Ztso	0.1	Frozen

Clarifications

- RISC-V ISA Spec: Does NOT define Assembly Syntax
 - Defines Binary Machine Instructions and their behavior
 - Different Assemblers could have different syntax (i.e. allow commas or not)
- Project 1 RISC-V emulator: behave exactly like Venus!
- ALL I-Type instructions (including sltiu):
 - do sign-extension
 - (in Venus): input number is signed, even if hex

RISC-V instruction sizes



RV32M

• Multiplication and Division for RV321

MUL MULHSU MULHU DIV DIVU REM REMU

Source	Destination
Registers	Registers
rs1, rs2	rd

Integer Multiplication (1/3)

• Paper and pencil example (unsigned):

Multiplicand	1000	8
Multiplier	x1001	9
	1000	
	0000	
	0000	
<u>+</u>]	1000	
0	1001000	72

• m bits x n bits = m + n bit product

Integer Multiplication (2/3)

- In RISC-V, we multiply registers, so:
 - 32-bit value x 32-bit value = 64-bit value
- Multiplication is *not* part of standard RISC-V because:
 - It requires a more complicated ALU
 - The compiler can use a series of shifts and adds if the multiplier isn't present
- Syntax of Multiplication (signed):
 - mul rd, rs1, rs2
 - mulh rd, rs1, rs2
 - Multiplies 32-bit values in those registers and returns either the lower or upper 32b result
 - If you do mulh/mul back to back, the architecture can fuse them
 - Also unsigned versions of the above

Integer Multiplication (3/3)

- Example:
 - -in C: a = b * c;
 - int64_t a; int32_t b, c;
 - These types are defined in C99, in stdint.h
- in RISC-V:
 - let b be s2; let c be s3; and let a be s0 and s1 (since it may be up to 64 bits)
 - mulh s1, s2, s3

Integer Division (1/2)

- Paper and pencil example (unsigned):
 - Quotient = 1001010 / 1000
 - Remainder = 1001010 % 1000

1001 Quotient Divisor 1000 | 1001010 Dividend -1000101011010 -100010 Remainder (or Modulo result)

Dividend = Quotient x Divisor + Remainder

Integer Division (2/2)

- Syntax of Division (signed):
 - -div rd, rs1, rs2
 rem rd, rs1, rs2
 - Divides 32-bit rs1 by 32-bit rs2, returns the quotient
 (/) for div, remainder (%) for rem
 - Again, can fuse two adjacent instructions
- Example in C: a = c / d; b = c % d;
- RISC-V:
 - $a \leftrightarrow s0$; $b \leftrightarrow s1$; $c \leftrightarrow s2$; $d \leftrightarrow s3$
 - -div s0, s2, s3 rem s1, s2, s3

Note Optimization...

- A recommended convention
 - -mulh s1 s2 s3
 - mul s0 s2 s3
 - -div s0 s2 s3
 - rem s1 s2 s3
- Not a *requirement but*...
 - RISC-V says "if you do it this way, *and* the microarchitecture supports it, it can fuse the two operations into one"
 - Same logic behind much of the 16b ISA design: If you follow the convention you can get significant optimizations

Review of Integer Numbers

- Computers are made to deal with numbers
- What can we represent in N bits?
 - -2^{N} things, and no more! They could be...
 - Unsigned integers:

0 to 2^N - 1

(for N=32, $2^{N}-1 = 4,294,967,295$)

- Signed Integers (Two's Complement)

-2^(N-1) to 2^(N-1) - 1

(for N=32, $2^{(N-1)} = 2,147,483,648$)

What about other numbers?

- 1. Very large numbers? (seconds/millennium) => $31,556,926,000_{10}$ (3.1556926₁₀ x 10¹⁰)
- Very small numbers? (Bohr radius)
 => 0.000000000529177₁₀ m (5.29177₁₀ x 10⁻¹¹)
- Numbers with <u>both</u> integer & fractional parts?
 => 1.5

First consider #3.

...our solution will also help with #1 and #2.

Representation of Fractions

"Binary Point" like decimal point signifies boundary between integer and fractional parts:



$10.1010_{two} = 1x2^{1} + 1x2^{-1} + 1x2^{-3} = 2.625_{ten}$

If we assume "fixed binary point", range of 6-bit representations with this format: 0 to 3.9375 (almost 4)

Fractional Powers of 2

i –	2 -i	
0	1.0	1
1	0.5	1/2
2	0.25	1/4
3	0.125	1/8
4	0.0625	1/16
5	0.03125	1/32
6	0.015625	
7	0.0078125	5
8	0.00390625	
9	0.0019531	L25
10	0.0009765	5625
11	0.0004882	28125
12	0.0002441	L40625
13	0.0001220	0703125
14	0.0000610	03515625
15	0.000305	517578125

Representation of Fractions with Fixed Pt. What about addition and multiplication?



Where's the answer, 0.11? (need to remember where point is)

Representation of Fractions

So far, in our examples we used a "fixed" binary point. What we really want is to "float" the binary point. Why?

Floating binary point most effective use of our limited bits (and thus more accuracy in our number representation):

example: put 0.1640625_{ten} into binary. Represent with 5-bits choosing where to put the binary point. ... 000000.001010100000... Store these bits and keep track of the binary point 2 places to the left of the MSB

Any other solution would lose accuracy!

With floating-point rep., each numeral carries an exponent field recording the whereabouts of its binary point.

The binary point can be outside the stored bits, so very large and small numbers can be represented.

Scientific Notation (in Decimal)



- Normalized form: no leadings 0s (exactly one digit to left of decimal point)
- Alternatives to representing 1/1,000,000,000
 - Normalized: 1.0 x 10⁻⁹
 - Not normalized:

0.1 x 10⁻⁸,10.0 x 10⁻¹⁰

Scientific Notation (in Binary)



- Computer arithmetic that supports it called <u>floating point</u>, because it represents numbers where the binary point is not fixed, as it is for integers
 - Declare such variable in C as float
 - double for double precision.

Floating-Point Representation (1/2)

- Normal format: +1.xxx...x_{two}*2^{yyy...y}two
- Multiple of Word Size (32 bits)



- S represents Sign Exponent represents y's Significand represents x's
- Represent numbers as small as $2.0_{ten} \times 2^{-126}$ to as large as $2.0_{ten} \times 2^{127}$
- $2^{126} = 8.507059173023462 \ e37 \approx 10^{38}$

Floating-Point Representation (2/2)

- What if result too large?
 - $(> 2.0 \times 10^{38}, < -2.0 \times 10^{38})$
 - <u>Overflow</u>! => Exponent larger than represented in 8-bit Exponent field
- What if result too small?

 $(>0 \& < 2.0 \times 10^{-38}, <0 \& > -2.0 \times 10^{-38})$

 <u>Underflow!</u> => Negative <u>exponent</u> larger than represented in 8-bit Exponent field



 What would help reduce chances of overflow and/or underflow?

IEEE 754 Floating Point Standard (1/3)

Single Precision (Double Precision similar):



- Sign bit: 1 means negative 0 means positive
- Significand in sign-magnitude format (not 2's complement)
 - To pack more bits, leading 1 implicit for normalized numbers
 - 1 + 23 bits single, 1 + 52 bits double
 - always true: 0 < Significand < 1 (for normalized numbers)
- Note: 0 has no leading 1, so reserve exponent value 0 just for number 0

IEEE 754 Floating Point Standard (2/3)

- IEEE 754 uses "biased exponent" representation
 - Designers wanted FP numbers to be used even if no FP hardware; e.g., sort records with FP numbers using integer compares
 - Wanted bigger (integer) exponent field to represent bigger numbers
 - 2's complement poses a problem (because negative numbers look bigger)
 - Use just magnitude and offset by half the range

IEEE 754 Floating Point Standard (3/3)

- Called <u>Biased Notation</u>, where bias is number subtracted to get final number
 - IEEE 754 uses bias of 127 for single prec.
 - Subtract 127 from Exponent field to get actual value for exponent

 Summary (single precision): 			
<u>31 30 23</u>	22 <u>0</u>		
S Exponent	Significand		
1 bit 8 bits	23 bits		
•(-1) ^S x (1 + Significand) x 2 ^(Exponent-127)			

 Double precision identical, except with exponent bias of 1023 (half, quad similar)