## CS 110

## Computer Architecture

 Lecture 9:
## Synchronous Digital Systems

Instructors:
Sören Schwertfeger \& Chundong Wang
https://robotics.shanghaitech.edu.cn/courses/ca/20s/
School of Information Science and Technology SIST
ShanghaiTech University
Slides based on UC Berkley's CS61C

## Levels of Representation/Interpretation



## Machine

 InterpretationHardware Architecture Description (e.g., block diagrams)

Architecture Implementation

## temp = v[k];

$v[k]=v[k+1] ;$
$v[k+1]=$ temp;

| Iw | $x t 0,0(x 2)$ |
| :--- | :--- |
| lw | $x t 1,4(x 2)$ |
| sw | $x t 1,0(x 2)$ |
| sw | $x t 0,4(x 2)$ |


| 0000 | 1001 | 1100 | 0110 | 1010 | 1111 | 0101 | 1000 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1010 | 1111 | 0101 | 1000 | 0000 | 1001 | 1100 | 0110 |
| 1100 | 0110 | 1010 | 1111 | 0101 | 1000 | 0000 | 1001 |
| 0101 | 1000 | 0000 | 1001 | 1100 | 0110 | 1010 | 1111 |



## You are Here!

Software Hardware

- Parallel Requests

Assigned to computer e.g., Search "Katz"

- Parallel Threads

Assigned to core
e.g., Lookup, Ads

## Harness

 Parallelism \& Achieve High Performance

- Parallel Instructions
>1 instruction @ one time
e.g., 5 pipelined instructions
- Parallel Data
>1 data item @ one time
e.g., Add of 4 pairs of words
- Hardware descriptions

All gates @ one time

- Programming Languages


## Hardware Design

- Next several weeks: how a modern processor is built, starting with basic elements as building blocks
- Why study hardware design?
- Understand capabilities and limitations of HW in general and processors in particular
- What processors can do fast and what they can't do fast (avoid slow things if you want your code to run fast!)
- Background for more in-depth HW courses
- Hard to know what you'll need for next 30 years
- There is only so much you can do with standard processors: you may need to design own custom HW for extra performance
- Even some commercial processors today have customizable hardware!
- E.g. Google Tensor Processing Unit (TPU)


## Synchronous Digital Systems

Hardware of a processor, such as the RISC-V, is an example of a Synchronous Digital System

## Synchronous:

- All operations coordinated by a central clock
- "Heartbeat" of the system!

Digital:

- Represent all values by discrete values
- Two binary digits: 1 and 0
- Electrical signals are treated as 1's and 0's
- 1 and 0 are complements of each other
- High /low voltage for true / false, 1 / 0


## Switches: Basic Element of Physical Implementations

- Implementing a simple circuit (arrow shows action if wire changes to " 1 " or is asserted):


$$
Z \equiv A
$$

## Switches (cont'd)

- Compose switches into more complex ones (Boolean functions):



## Historical Note

- Early computer designers built ad hoc circuits from switches
- Began to notice common patterns in their work: ANDs, ORs, ...
- Master's thesis (by Claude Shannon, 1940) made link between work and 19 ${ }^{\text {th }}$ Century Mathematician George Boole
- Called it "Boolean" in his honor
- Could apply math to give theory to hardware design, minimization, ...


## Transistors

- High voltage $\left(\mathrm{V}_{\mathrm{dd}}\right)$ represents 1 , or true
- In modern microprocessors, Vdd ~ 1.0 Volt
- Low voltage ( 0 Volt or Ground) represents 0 , or false
- Pick a midpoint voltage to decide if a 0 or a 1
- Voltage greater than midpoint = 1
- Voltage less than midpoint $=0$
- This removes noise as signals propagate - a big advantage of digital systems over analog systems
- If one switch can control another switch, we can build a computer!
- Our switches: CMOS transistors


## CMOS Transistor Networks

- Modern digital systems designed in CMOS
- MOS: Metal-Oxide on Semiconductor
- C for complementary: use pairs of normally-on and normally-off switches
- CMOS transistors act as voltage-controlled switches
- Similar, though easier to work with, than electromechanical relay switches from earlier era
- Use energy primarily when switching


## CMOS Transistors



- Three terminals: source, gate, and drain
- Switch action:
if voltage on gate terminal is (some amount) higher/lower than source terminal then conducting path established between drain and source terminals (switch is closed)

voltage (Gate) $>$ voltage (Threshold) $\quad$ voltage (Gate) $>$ voltage (Threshold) (High resistance when gate voltage Low, (Low resistance when gate voltage Low, Low resistance when gate voltage High) High resistance when gate voltage High)

Field-Effect Transistor (FET) => CMOS circuits use a combination of p-type and n-type metal-oxide-semiconductor field-effect transistors =>

## MOSFET scaling

## MOSFET Operation



The Transistor



3 D electron density for $\mathrm{V} \mathrm{d}-0.6$

https://en.wikipedia.org/wiki/MOSFET

$$
\begin{array}{r}
10 \mu \mathrm{~m}-1971 \\
6 \mu \mathrm{~m}-1974 \\
3 \mu \mathrm{~m}-1977 \\
1.5 \mu \mathrm{~m}-1981 \\
1 \mu \mathrm{~m}-1984 \\
800 \mathrm{~nm}-1987 \\
600 \mathrm{~nm}-1990 \\
350 \mathrm{~nm}-1993 \\
250 \mathrm{~nm}-1996 \\
180 \mathrm{~nm}-1999 \\
130 \mathrm{~nm}-2001 \\
90 \mathrm{~nm}-2003 \\
65 \mathrm{~nm}-2005 \\
45 \mathrm{~nm}-2007 \\
32 \mathrm{~nm}-2009 \\
22 \mathrm{~nm}-2012 \\
14 \mathrm{~nm}-2014 \\
10 \mathrm{~nm}-2016 \\
7 \mathrm{~nm}-2018 \\
5 \mathrm{~nm}-\sim 2020
\end{array}
$$

## Future

3 nm -~2021
2 nm - ~2024


## Intel 14nm Technology

1 nm = $1 / 1,000,000,000 \mathrm{~m}$; wavelength visible light: $400-700 \mathrm{~nm}$


## Sense of Scale



1 nm = 1 / 1,000,000,000 m; wavelength visible light: 400 - 700 nm

## CMOS Circuit Rules

- Don't pass weak values => Use Complementary Pairs
- N-type transistors pass weak 1's ( $\left.\mathrm{V}_{\mathrm{dd}}-\mathrm{V}_{\mathrm{th}}\right)$
- N-type transistors pass strong 0's (ground)
- Use N-type transistors only to pass 0's (N for negative)
- Converse for P-type transistors: Pass weak 0s, strong 1s
- Pass weak 0's $\left(\mathrm{V}_{\text {th }}\right)$, strong 1's $\left(\mathrm{V}_{\mathrm{dd}}\right)$
- Use P-type transistors only to pass 1's (P for positive)
- Use pairs of N-type and P-type to get strong values
- Never leave a wire undriven
- Make sure there's always a path to $\mathrm{V}_{\mathrm{dd}}$ or GND
- Never create a path from $\mathrm{V}_{\text {dd }}$ to GND (ground)
- This would short-circuit the power supply!


## CMOS Networks

p-channel transistor
on when voltage at Gate is low off when:
voltage(Gate) > voltage (Threshold)

n-channel transitor
off when voltage at Gate is low on when:
voltage(Gate) > voltage (Threshold)
what is the
relationship
between $x$ and $y$ ?


Called an inverter or not gate

## Two-Input Networks



## Called a NAND gate (NOT AND)

## Question




## Combinational Logic Symbols

- Common combinational logic systems have standard symbols called logic gates
- Buffer, NOT


Inverting versions (NOT, NAND, NOR) easiest to implement with CMOS transistors (the switches we have available and use most)

## Remember...



## Boolean Algebra

- Use plus " + " for OR
- "logical sum" $1+0=0+1=1$ (True); 1+1=2 (True); $0+0=0$ (False)
- Use product for AND ( $a \bullet b$ or implied via $a b$ )
- "logical product" $0^{*} 0=0^{*} 1=1^{*} 0=0$ (False); $1^{*} 1=1$ (True)
- "Hat" to mean complement (NOT)
- Thus
$a b+a+\bar{c}$
$=a \bullet b+a+\bar{c}$
$=(\mathrm{a}$ AND b) OR a OR (NOT c )


## Truth Tables

 for Combinational Logic

Exhaustive list of the output value generated for each combination of inputs How many logic functions can be defined with N inputs?

| a | b | c | d | y |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | $\mathrm{~F}(0,0,0,0)$ |
| 0 | 0 | 0 | 1 | $\mathrm{~F}(0,0,0,1)$ |
| 0 | 0 | 1 | 0 | $\mathrm{~F}(0,0,1,0)$ |
| 0 | 0 | 1 | 1 | $\mathrm{~F}(0,0,1,1)$ |
| 0 | 1 | 0 | 0 | $\mathrm{~F}(0,1,0,0)$ |
| 0 | 1 | 0 | 1 | $\mathrm{~F}(0,1,0,1)$ |
| 0 | 1 | 1 | 0 | $\mathrm{~F}(0,1,1,0)$ |
| 0 | 1 | 1 | 1 | $\mathrm{~F}(0,1,1,1)$ |
| 1 | 0 | 0 | 0 | $\mathrm{~F}(1,0,0,0)$ |
| 1 | 0 | 0 | 1 | $\mathrm{~F}(1,0,0,1)$ |
| 1 | 0 | 1 | 0 | $\mathrm{~F}(1,0,1,0)$ |
| 1 | 0 | 1 | 1 | $\mathrm{~F}(1,0,1,1)$ |
| 1 | 1 | 0 | 0 | $\mathrm{~F}(1,1,0,0)$ |
| 1 | 1 | 0 | 1 | $\mathrm{~F}(1,1,0,1)$ |
| 1 | 1 | 1 | 0 | $\mathrm{~F}(1,1,1,0)$ |
| 1 | 1 | 1 | 1 | $\mathrm{~F}(1,1,1,1)$ |

# Truth Table Example \#1: $y=F(a, b): 1$ iff $a \neq b$ 

| $a$ $b$ $y$ <br>  0 0 <br> 0 0 1 <br> 1 1 1 <br> 1 1 1 |  |  |
| :--- | :--- | :--- |
|  | 1 | 0 |

## Truth Table Example \#2: 2-bit Adder

| A | B | C |
| :---: | :---: | :--- |
| $a_{1} a_{0}$ | $b_{1} b_{0}$ | $c_{2} c_{1} c_{0}$ |

How
Many
Rows?


## Truth Table Example \#3: 32-bit Unsigned Adder

| A | B | C |  |
| :---: | :---: | :--- | :--- |
| $000 \ldots 0$ | $000 \ldots 0$ | $000 \ldots 00$ |  |
| $000 \ldots 0$ | $000 \ldots 1$ | $000 \ldots 01$ |  |
| . | . | $\cdot$ | How |
| . | . | $\cdot$ | Many |
| . | . | $\cdot$ | Rows? |
| $111 \ldots 1$ | $111 \ldots 1$ | $111 \ldots 10$ |  |

## Truth Table Example \#4:

 3-input Majority Circuit$$
Y=
$$

This is called Sum of Products form; Just another way to represent the TT as a logical expression

More simplified forms (fewer gates and wires)

| a | b | c | y |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

## Boolean Algebra: Circuit \& Algebraic Simplification



Representations of Combinational Logic (groups of logic gates)


## Laws of Boolean Algebra

$$
\begin{array}{cr}
X \bar{X}=0 & X+\bar{X}=1 \\
X 0=0 & X+1=1 \\
X 1=X & X+0=X \\
X X=X & X+X=X \\
X Y=Y X & X+Y=Y+ \\
(X Y) Z=X(Y Z) & (X+Y)+Z=X+ \\
X(Y+Z)=X Y+X Z & X+Y Z=(X+Y) \\
X Y+X=X & (X+Y) X= \\
\bar{X} Y+X=X+Y & (\bar{X}+Y) X=X \\
\overline{X Y}=\bar{X}+\bar{Y} & \overline{X+Y}=\bar{X} \bar{Y}
\end{array}
$$

Complementarity
Laws of O's and 1's
Identities
Idempotent Laws
Commutativity
Associativity
Distribution
Uniting Theorem
Uniting Theorem v. 2
DeMorgan's Law

## Boolean Algebraic Simplification Example

 $y=a b+a+c$| a | b | c | y |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

Signals and Waveforms


Delay!


Signals and Waveforms: Grouping


Signals and Waveforms: Circuit Delay


$$
\begin{aligned}
& A=\left[a_{3}, a_{2}, a_{1}, a_{0}\right] \\
& B=\left[b_{3}, b_{2}, b_{1}, b_{0}\right]
\end{aligned}
$$



## Sample Debugging Waveform




96986540 ps to 111169300 ps

## Type of Circuits

- Synchronous Digital Systems consist of two basic types of circuits:
- Combinational Logic (CL) circuits
- Output is a function of the inputs only, not the history of its execution
- E.g., circuits to add A, B (ALUs)
- Sequential Logic (SL)
- Circuits that "remember" or store information
- aka "State Elements"
- E.g., memories and registers (Registers)


## Uses for State Elements

- Place to store values for later re-use:
- Register files (like x1-x31 in RISC-V)
- Memory (caches and main memory)
- Help control flow of information between combinational logic blocks
- State elements hold up the movement of information at input to combinational logic blocks to allow for orderly passage


## Accumulator Example

Why do we need to control the flow of information?


Want: $S=0$;

$$
\text { for } \begin{aligned}
& (i=0 ; i<n ; i++) \\
S & =S+X_{i}
\end{aligned}
$$

Assume:

- Each $X$ value is applied in succession, one per cycle
- After n cycles the sum is present on S


## First Try: Does this work?



No!
Reason \#1: How to control the next iteration of the 'for' loop?
Reason \#2: How do we say: 'S=0’?

## Second Try: How About This?



Rough
timing ... Low (0) S
High (1)
Low (0) $\underset{\text { Time }}{X}$

## Register Internals



- n instances of a "Flip-Flop"
- Flip-flop name because the output flips and flops between 0 and 1
- D is "data input", Q is "data output"
- Also called "D-type Flip-Flop"


## Flip-Flop Operation

- Edge-triggered d-type flip-flop
- This one is "positive edge-triggered"
- "On the rising edge of the clock, the input dis sampled and transferred to the output. At all other times, the input d is ignored."


Flip-Flop Timing

- Edge-triggered d-type flip-flop
- This one is "positive edge-triggered"

- "On the rising edge of the clock, the input $d$ is sampled and transferred to the output. At all other times, the input d is ignored."
- Example waveforms (more detail):

CL
d


## Hardware Timing Terms

- Setup Time: when the input must be stable before the edge of the CLK
- Hold Time: when the input must be stable after the edge of the CLK
- "CLK-to-Q" Delay: how long it takes the output to change, measured from the edge of the CLK

